

# K74 MLB

LAST\_MODIFIED= Tue Apr 13 17:17:57 2010


REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
A	0000891242	PRODUCTION RELEASED		2010-04-13

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

Page	Contents	Sync	Date
1	Table of Contents	N/A	
2	System Block Diagram	K74_MASTER	N/A
3	Power Block Diagram	K74_MASTER	N/A
4	BOM Configuration	K74_MASTER	N/A
5	Power Conn / Alias	K74_MASTER	N/A
6	Holes	K74_MASTER	N/A
7	UNUSED SIGNAL ALIAS	K74_MASTER	N/A
8	Signal Aliases	K74_MASTER	N/A
9	CPU DMI/PEG/FDI/RSVD	K74_MASTER	N/A
10	CPU CLOCK/MISC/JTAG	K74_MASTER	N/A
11	CPU DDR3 INTERFACES	K74_MASTER	N/A
12	CPU POWER	K74_MASTER	N/A
13	CPU GROUNDS	K74_MASTER	N/A
14	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	NICK	12/08/2009
15	CPU NON-GFX DECOUPLING	NICK	12/08/2009
16	CPU/PCH GFX DECOUPLING	K74_MASTER	N/A
17	PCH SATA/PCIE/CLK/LPC/SPI	NICK	12/08/2009
18	PCH DMI/FDI/GRAPHICS	K74_MASTER	N/A
19	PCH PCI/FLASHCACHE/USB	NICK	12/08/2009
20	PCH MISC	K23F	11/30/2009
21	PCH POWER	K23F	11/30/2009
22	PCH GROUNDS	K23F	11/30/2009
23	PCH DECOUPLING	K74_MASTER	N/A
24	EXTENDED DEBUG PORT(XDP)	NICK	12/08/2009
25	CLOCK (CK505)	K23F	11/30/2009
26	DDR3 RESET	MATT	01/06/2010
27	CHIPSET SUPPORT	K74_MASTER	N/A
28	DDR3 Vref Margining	MATT	01/06/2010
29	MEMORY CAPS	K74_MASTER	N/A
30	DDR3 SO-DIMMs 0 & 2	K74_MASTER	N/A
31	DDR3 SO-DIMM CONNECTOR B	K74_MASTER	N/A
32	DDR3 ALIAS AND BITSWAPS	K74_MASTER	N/A
33	PCI-E MiniCard Connector	K74_MASTER	N/A
34	USB HUB 1	K74_MASTER	N/A
35	USB HUB 2	K74_MASTER	N/A
36	Caesar II/IV Support	MASTER	N/A
37	Ethernet PHY (Caesar II/IV)	T27	11/30/2009
38	Ethernet Connector	MASTER	N/A
39	FireWire LLC/PHY (XIO2213B)	MASTER	N/A
40	FW: 1394B MISC	MASTER	N/A
41	FIREWIRE CONNECTOR	MASTER	11/17/2009
42	SATA Connectors	K74_MASTER	N/A
43	EXTERNAL USB CONNECTORS	MASTER	11/30/2009
44	Internal USB Connections	MASTER	11/06/2009
45	SD READER CONNECTOR	K74_MASTER	N/A
46	SMC	K74_MASTER	N/A
47	SMC Support	K74_MASTER	N/A
48	LPC+SPI Debug Connector	K23F	11/30/2009


Page	Contents	Sync	Date
49	SMBus Connections	DAVE	01/07/2010
50	CPU/GPU POWER SENSE	K74_MASTER	N/A
51	HDD TEMP SENSE	K74_MASTER	N/A
52	REMOTE TEMP/POWER SENSORS	NICK	11/06/2009
53	HD AND OD FAN	K74_MASTER	N/A
54	CPU FAN & AMBIENT SENSE	K74_MASTER	N/A
55	SPI ROM	K23F	11/30/2009
56	AUDIO: CODEC/REGULATOR	BRECK	02/02/2010
57	AUDIO: FILTER/BUFFER	BRECK	02/02/2010
58	AUDIO: SPEAKER AMP_1	BRECK	02/02/2010
59	AUDIO: SPEAKER AMP	BRECK	02/02/2010
60	Audio: MLB to I/O Conn.	BRECK	02/02/2010
61	AUDIO: Detects/Grounding	BRECK	02/02/2010
62	AUDIO: Mikey	BRECK	02/02/2010
63	POWER SEQUENCING ENABLES	K74_MASTER	N/A
64	POWER SEQUENCING PGOOD	K74_MASTER	N/A
65	VREG: PVPVORE_S0_CPU	K74_MASTER	N/A
66	VREG: CPU CORE - PHASES 1-3	K74_MASTER	N/A
67	VREG: CPU CORE - CAPS	K74_MASTER	N/A
68	CPU VTT REGULATOR	NICK	12/08/2009
69	IBEX PEAK CORE	K74_MASTER	N/A
70	5V_S3 / 3V3_S5 VREGS	NICK	12/08/2009
71	1.5V / 1.8V VREGS	K23F	11/30/2009
72	3.42 G3HOT SUPPLY	K74_MASTER	N/A
73	S3+S0 FETS	K74_MASTER	N/A
74	MXM PCIE, DP & Power	K23F	11/30/2009
75	MXM I/O	K74_MASTER	N/A
76	MXM PCIE CAPS	K23F	11/30/2009
77	Display: Aliases	K74_MASTER	N/A
78	Display: Int DP Connector	K74_MASTER	N/A
79	DISPLAY: DP REDRIVER	DAVE	01/07/2010
80	DISPLAYPORT CONNECTIONS	DAVE	01/07/2010
81	Display: Ext DP Connector	K74_MASTER	N/A
82	K74/K75 RULE DEFINITIONS	K74_MASTER	N/A
83	Memory Constraints	K74_MASTER	N/A
84	PCIE/DMI/FDI/SATA CONSTRAINTS	K74_MASTER	N/A
85	IBEX PEAK CONSTRAINTS	K74_MASTER	N/A
86	ENET/SD/FW/AUD CONSTRAINTS	K74_MASTER	N/A
87	GRAPHICS CONSTRAINTS	DAVE	01/07/2010
88	SMC Constraints	TEMP	12/09/2009
89	POWER CONSTRAINTS	K74_MASTER	N/A
90	PM RESETS ENABLES PGOOD CONST	K74_MASTER	N/A
91	K74/K75 ICT/FCT	K74_MASTER	N/A

DRAWING TITLE		SCH, K74, MLB	
Apple Inc.	DRAWING NUMBER	051-8337	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED.			
PAGE	1 OF 110		
SHEET	1 OF 92		



苹果笔记本维修交流群群号：325742634

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
System Block Diagram			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	2 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	2 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED.			



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

SYNC MASTER=K74 MASTER SYNC DATE=N/A

**Power Block Diagram**

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 3 OF 110 SHEET: 3 OF 92

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-1107	PCBA,MLB,DEV,K74	DEVELOPMENT,DEV_GROUP
639-0698	PCBA,MLB,K74,2.93GHZ,CKD	K74,2P93GHZ_CKD_CPU,BASIC,CLARKDALE_73W
639-0707	PCBA,MLB,K74,3.06GHZ,CKD	K74,3P06GHZ_CKD_CPU,BASIC,CLARKDALE_73W
639-0808	PCBA,MLB,K74,3.20GHZ,CKD	K74,3P20GHZ_CKD_CPU,BASIC,CLARKDALE_73W
639-0695	PCBA,MLB,K74,3.46GHZ,CKD	K74,3P46GHZ_CKD_CPU,BASIC,CLARKDALE_73W
639-0991	PCBA,MLB,K74,3.60GHZ,CKD	K74,3P60GHZ_CKD_CPU,BASIC,CLARKDALE_73W
639-0694	PCBA,MLB,K74,2.53GHZ,LFD	K74,2P53GHZ_LFD_CPU,BASIC,LYNNFIELD_82W

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	COMMON,ALTERNATE,XDP,MMX,XDP_CPU_BPM,PCH_VRM,BUF_CLK,HUB_USX2061,FW_TI_INT_VREG,BCM5764M,SD_USB,METAL_IO,PRODUCTION
DEV_GROUP	XDP_CONN,LPCPLUS,MOJOMUX,CPU_1V5_SENSE,VREFMRGN

CPU SOCKET & ILM SUB-BOMS

ALTERNATE SOCKET VENDORS MUST USE MATCHING ILM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0063	1	SOCKET,LGA1156,CPU-LF	U1000	CRITICAL	MOLEX_SOCKET
604-1161	1	ASSY,PURCHASED,ILM,MOLEX,K74	ILM	CRITICAL	MOLEX_SOCKET
511S0069	1	SOCKET,LGA1156,CPU-LF	U1000	CRITICAL	FOXCONN_SOCKET
604-1246	1	ASSY,PURCHASED,ILM,MOLEX,K74	ILM	CRITICAL	FOXCONN_SOCKET

BOM NUMBER	BOM NAME	BOM OPTIONS
607-6694	SUB ASSY,CPU SOCKET,K74,MOLEX	MOLEX_SOCKET
607-6693	SUB ASSY,CPU SOCKET,K74,FOXCONN	FOXCONN_SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
607-6694	1	MOLEX CPU SOCKET AND ILM	SKT_ILM	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
607-6693	607-6694		SKT_ILM	FOXCONN ALTERNATE

BOARD STACK-UP

TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3828	1	IC,IBEX PEAK PRQ,DESKTOP,PCBA,PCH,P425	U1800	CRITICAL	
359S0157	1	IC,SLG2AP108,CLK GEN,CK505,QFN3	U2600	CRITICAL	BUF_CLK
341T0230	1	IC,EPI BOOTROM,K74/K75	U6100	CRITICAL	
338S0765	1	IC,XIO2211ZAY,1394B_PCIE,PHY/LINK	U4100	CRITICAL	
825-7122	1	MLB LABEL,48.0X4.8	X14	CRITICAL	
343S0493	1	IC,BCM5764M,ENET,8X8	U3900	CRITICAL	BCM5764M
343S0494	1	IC,BCM57765A,ENET&SD,8X8	U3900	CRITICAL	BCM57765
341T0269	1	ENET 1MBIT FLASH,CII,K74/K75	U3990	CRITICAL	BCM5764M
341T0246	1	ENET 1MBIT FLASH,CIV,K74/K75	U3990	CRITICAL	BCM57765

RAW: 335S0663

CPU'S

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3837	1	CKD,Q30R,QS,2.93,73W,1333,C2,4M,LGA	CPU	CRITICAL	2P93GHZ_CKD_CPU
337S3912	1	CKD,SLSTD,PRQ,3.06,73W,1333,K0,4M,LGA	CPU	CRITICAL	3P06GHZ_CKD_CPU
337S3911	1	CKD,SLSTD,PRQ,3.20,73W,1333,K0,4M,LGA	CPU	CRITICAL	3P20GHZ_CKD_CPU
337S3900	1	CKD,SLSLT,PRQ,3.46,73W,1333,C2,4M,LGA	CPU	CRITICAL	3P46GHZ_CKD_CPU
337S3910	1	CKD,SLSTM,PRQ,3.60,73W,1333,K0,4M,LGA	CPU	CRITICAL	3P60GHZ_CKD_CPU
337S3862	1	LFD,Q3C6,QS,2.53,82W,1333,B1,8M,LGA	CPU	CRITICAL	2P53GHZ_LFD_CPU


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
337S3898	337S3912	3P06GHZ_CKD_CPU	C2,PRQ,3.06 GHZ CKD	

K74 PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8337	1	SCH,MLB,K74	SCH1		
820-2784	1	PCBF,MLB,K74	MLB1		
341T0231	1	IC,SMC,K74	U4900	CRITICAL	K74

ALTERNATES





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0339	197S0179		Y4190	FIREWIRE OSCILLATOR
128S0298	128S0293		C1670,C7260,C7444	

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
<b>BOM Configuration</b>			
 Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 4 OF 110	SHEET 4 OF 92

EMC: C600,C626,C627,C628,C629,C630,C631  
PLACE AT J600.





"S0" RAILS  
ONLY ON IN RUN

"S5" RAILS  
ALWAYS ON WHEN UNIT HAS AC POWER AND IN S5



"S3" RAILS  
ON IN RUN AND SLEEP

"G3H" RAILS  
ALWAYS ON WHEN UNIT HAS AC POWER AND IN G3HOT PER SMC  
G3H: ALIASES




ENET RAILS

GND RAILS

SYNC MASTER=K74 MASTER SYNC DATE=N/A  
PAGE TITLE  
**Power Conn / Alias**  
DRAWING NUMBER: 051-8337 SIZE: D  
Apple Inc. REVISION: A.0.0  
NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED  
BRANCH: PAGE: 6 OF 110 SHEET: 5 OF 92


CPU Heatsink

4mm Plated Holes (998-0850)




DIMM CONNECTOR NUTS

Nuts (805-9582)




PCH HEATSINK

MOUNTING ANCHORS (511-0057)




Rear Cover

Standoffs (860-1255)




Backer Plate

Nuts (835-0269)



For EMC

EMC Spring (870-1577); Near DIMMs



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
<b>Holes</b>			
Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 7 OF 110	SHEET 6 OF 92



UNUSED CPU SIGNALS

TP CPU RSVD<41..29> == NC CPU RSVD<41..29>
TP CPU RSVD<26..1> == NC CPU RSVD<26..1>
TP CPU FC AE38 == NC CPU FC AE38
TP CPU FC AG40 == NC CPU FC AG40

NC ON UNUSED PCI ALIASES

TP PCI AD<31..0> == NC PCI AD<31..0>
TP PCI C BE L<3..0> == NC PCI C BE L<3..0>
TP PCI PAR == NC PCI PAR
TP PCI RESET L == NC PCI RESET L
TP PCIE CLK100M XDPP == NC PCIE CLK100M XDPP
TP PCIE CLK100M XDPN == NC PCIE CLK100M XDPN
TP DMI CLK100M LAP == NC DMI CLK100M LAP
TP DMI CLK100M LAN == NC DMI CLK100M LAN
TP LPC DREQ1 L == NC LPC DREQ1 L
TP LPC DREQ0 L == NC LPC DREQ0 L

NC ON UNUSED NAND ALIASES

TP NV CE L<3..0> == NC NV CE L<3..0>
TP NV DOS<1..0> == NC NV DOS<1..0>
TP NV DO<15..0> == NC NV DO<15..0>
TP NV RCOMP == NC NV RCOMP
TP NV RB L == NC NV RB L
TP NV WR RE L<1..0> == NC NV WR RE L<1..0>
TP NV WE CK L<1..0> == NC NV WE CK L<1..0>
TP NV AL == NC NV AL
TP NV CLE == NC NV CLE

NC ON UNUSED MEM ALIASES

TP MEM A CS L<7..4> == NC MEM A CS L<7..4>
TP MEM A DO CB<7..0> == NC MEM A DO CB<7..0>
TP MEM A DOS N<8> == NC MEM A DOSN<8>
TP MEM A DOS P<8> == NC MEM A DOSP<8>
TP MEM B CS L<7..4> == NC MEM B CS L<7..4>
TP MEM B DO CB<7..0> == NC MEM B DO CB<7..0>
TP MEM B DOS N<8> == NC MEM B DOSN<8>
TP MEM B DOS P<8> == NC MEM B DOSP<8>

NC ON UNUSED MISC ALIASES

TP HDA SDIN1 == NC HDA SDIN1
TP HDA SDIN2 == NC HDA SDIN2
TP HDA SDIN3 == NC HDA SDIN3
TP JTAG XDP TRST L == NC JTAG XDP TRST L
TP PCH PWM0 == NC PCH PWM0
TP PCH PWM1 == NC PCH PWM1
TP PCH PWM2 == NC PCH PWM2
TP PCH PWM3 == NC PCH PWM3
TP PCH SST == NC PCH SST
SNS CPU THERMD N == NC SNS CPU THERMDN
SNS CPU THERMD P == NC SNS CPU THERMDP

NC ON UNUSED PCIE ALIASES

TP PCIE T28 D2R N<3..0> == NC PCIE T28 D2RN<3..0>
TP PCIE T28 D2R P<3..0> == NC PCIE T28 D2RP<3..0>
TP PCIE T28 R2D C N<3..0> == NC PCIE T28 R2D CN<3..0>
TP PCIE T28 R2D C P<3..0> == NC PCIE T28 R2D CP<3..0>
TP PCIE CLK100M T28 N == NC PCIE CLK100M T28N
TP PCIE CLK100M T28 P == NC PCIE CLK100M T28P
PCIE EXCARD D2R P == NC PCIE EXCARD D2RP
PCIE EXCARD D2R N == NC PCIE EXCARD D2RN
PCIE EXCARD R2D C P == NC PCIE EXCARD R2D CP
PCIE EXCARD R2D C N == NC PCIE EXCARD R2D CN
PCIE CLK100M EXCARD P == NC PCIE CLK100M EXCARDP
PCIE CLK100M EXCARD N == NC PCIE CLK100M EXCARDN
TP PCIE CLK100M PE5P == NC PCIE CLK100M PE5P
TP PCIE CLK100M PE5N == NC PCIE CLK100M PE5N
DMI MIDBUS CLK100M P == NC DMI MIDBUS CLK100MP
DMI MIDBUS CLK100M N == NC DMI MIDBUS CLK100MN

NC ON UNUSED USB ALIASES

TP USB 1N == NC USB 1N
TP USB 1P == NC USB 1P
TP USB 2N == NC USB 2N
TP USB 2P == NC USB 2P
TP USB 3N == NC USB 3N
TP USB 3P == NC USB 3P
TP USB 4N == NC USB 4N
TP USB 4P == NC USB 4P
TP USB 5N == NC USB 5N
TP USB 5P == NC USB 5P
TP USB 6N == NC USB 6N
TP USB 6P == NC USB 6P
TP USB 7N == NC USB 7N
TP USB 7P == NC USB 7P
TP USB 9N == NC USB 9N
TP USB 9P == NC USB 9P
TP USB 10N == NC USB 10N
TP USB 10P == NC USB 10P
TP USB 11N == NC USB 11N
TP USB 11P == NC USB 11P
TP USB 12N == NC USB 12N
TP USB 12P == NC USB 12P
TP USB 13N == NC USB 13N
TP USB 13P == NC USB 13P

NC ON UNUSED DISPLAY ALIASES

TP CRT IG DDC CLK == NC CRT IG DDC CLK
TP CRT IG DDC DATA == NC CRT IG DDC DATA
TP CRT IG RED == NC CRT IG RED
TP CRT IG GREEN == NC CRT IG GREEN
TP CRT IG BLUE == NC CRT IG BLUE
TP CRT IG HSYNC == NC CRT IG HSYNC
TP CRT IG VSYNC == NC CRT IG VSYNC
TP DP IG B MLN<3..0> == NC DP IG B MLN<3..0>
TP DP IG B MLP<3..0> == NC DP IG B MLP<3..0>
TP DP IG B AUX N == NC DP IG B AUXN
TP DP IG B AUX P == NC DP IG B AUXP
TP DP IG B HPD == NC DP IG B HPD
TP DP IG B DDC CLK == NC DP IG B CTRL CLK
TP DP IG B DDC DATA == NC DP IG B CTRL DATA
TP DP IG C MLN<3..0> == NC DP IG C MLN<3..0>
TP DP IG C MLP<3..0> == NC DP IG C MLP<3..0>
TP DP IG C AUX N == NC DP IG C AUXN
TP DP IG C AUX P == NC DP IG C AUXP
TP DP IG C HPD == NC DP IG C HPD
TP DP IG C CTRL CLK == NC DP IG C CTRL CLK
TP DP IG C CTRL DATA == NC DP IG C CTRL DATA
TP DP IG D MLN<3..0> == NC DP IG D MLN<3..0>
TP DP IG D MLP<3..0> == NC DP IG D MLP<3..0>
TP DP IG D AUXN == NC DP IG D AUXN
TP DP IG D AUXP == NC DP IG D AUXP
TP DP IG D HPD == NC DP IG D HPD
TP DP IG D CTRL CLK == NC DP IG D CTRL CLK
TP DP IG D CTRL DATA == NC DP IG D CTRL DATA
TP GFX VID<0..6> == NC GFX VID<0..6>
TP GFX VSENSE N == NC GFX VSENSEN
TP GFX VSENSE P == NC GFX VSENSEP
TP SDVO TVCLKINN == NC SDVO TVCLKINN
TP SDVO TVCLKINP == NC SDVO TVCLKINP
TP SDVO STALLN == NC SDVO STALLN
TP SDVO STALLP == NC SDVO STALLP
TP SDVO INTN == NC SDVO INTN
TP SDVO INTP == NC SDVO INTP

NC ON UNUSED FDI ALIASES



TP CPU FDI TX N<7..0> == NC CPU FDI TXN<7..0>
TP CPU FDI TX P<7..0> == NC CPU FDI TXP<7..0>
TP PCH FDI RX N<7..0> == NC PCH FDI RXN<7..0>
TP PCH FDI RX P<7..0> == NC PCH FDI RXP<7..0>
TP CPU FDI FSYNC<1..0> == NC CPU FDI FSYNC<1..0>
TP PCH FDI FSYNC<1..0> == NC PCH FDI FSYNC<1..0>
TP CPU FDI LSYNC<1..0> == NC CPU FDI LSYNC<1..0>
TP PCH FDI LSYNC<1..0> == NC PCH FDI LSYNC<1..0>
TP CPU FDI INT == NC CPU FDI INT
TP PCH FDI INT == NC PCH FDI INT

NC ON UNUSED SATA ALIASES


TP SATA D D2RN == NC SATA D D2RN
TP SATA D D2RP == NC SATA D D2RP
TP SATA D R2D CN == NC SATA D R2D CN
TP SATA D R2D CP == NC SATA D R2D CP
TP SATA E D2RN == NC SATA E D2RN
TP SATA E D2RP == NC SATA E D2RP
TP SATA E R2D CN == NC SATA E R2D CN
TP SATA E R2D CP == NC SATA E R2D CP
TP SATA F D2RN == NC SATA F D2RN
TP SATA F D2RP == NC SATA F D2RP
TP SATA F R2D CN == NC SATA F R2D CN
TP SATA F R2D CP == NC SATA F R2D CP
TP SATA SSD D2R N == NC SATA SSD D2RN
TP SATA SSD D2R P == NC SATA SSD D2RP
TP SATA SSD R2D C N == NC SATA SSD R2D CN
TP SATA SSD R2D C P == NC SATA SSD R2D CP

Form with fields: SYNC MASTER=K74 MASTER, SYNC DATE=N/A, UNUSED SIGNAL ALIAS, Apple Inc., Drawing Number: 051-8337, Revision: A.0.0, Page: 8 OF 110, Sheet: 7 OF 92.

### PEG Slot Support




PAGE TITLE		DRAWING NUMBER		SIZE
Signal Aliases		051-8337		D
Apple Inc.		REVISION		A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		9 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		8 OF 92
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				












PM\_MEM\_PWRGD MUST ASSERT MIN. 100 NS AFTER =PP1V5\_CPU\_MEM IS STABLE  
 PRIMARY SOLUTION: PULL PM\_MEM\_PWRGD TO CPU VTT, WHICH RISES SEVERAL MS AFTER 1.5V. STUFF R1122  
 BACKUP SOLUTION (FOR CLEANER EDGE): PULL TO 1.5V (DIVIDED) AND DELAY PGOOD. NO-STUFF R1122, STUFF CIRCUIT BELOW  
 R1180-R1182 PROVIDE OPTIONS TO TRIGGER FROM RISE OF 1.5V, OR FROM PGOOD  
 C1180 CAN BE TUNED FOR SPECIFIC DELAY



PAGE TITLE		SYNC DATE=N/A	
<b>CPU CLOCK/MISC/JTAG</b>			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-8337	D
		REVISION	
BRANCH		PAGE	11 OF 110
SHEET		10 OF 92	



SYNC MASTER=K74 MASTER SYNC DATE=N/A


CPU DDR3 INTERFACES

Apple Inc. DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0



NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 12 OF 110 SHEET: 11 OF 92



PAGE TITLE		SYNC DATE=N/A	
<b>CPU POWER</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		13 OF 110	
		SHEET	
		12 OF 92	





SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
<b>CPU GROUNDS</b>			
		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	14 OF 110
		SHEET	13 OF 92

8 7 6 5 4 3 2 1

D

D

C











C

B

B

A

A




SYNC MASTER=NICK		SYNC DATE=12/08/2009	
PAGE TITLE STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU			
DRAWING NUMBER 051-8337		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 15 OF 110		SHEET 14 OF 92	

8 7 6 5 4 3 2 1




### CPU VCORE DECOUPLING

INTEL RECOMMENDATION 17X 22UF 0805




### CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout




### VTT (CPU Uncore) DECOUPLING

8X 22UF 0805, 7X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805




### Memory (CPU VCCDDR) DECOUPLING

2x 22uF 0805, 5x 1uF 0402



### PLL (CPU VCCSFR) DECOUPLING

1x 22uF 0805, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402



MSI - MARKET SEGMENT IDENTIFICATION PREVENTS THE PLATFORM BOOTING USING A HIGHER POWERED CPU

BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC5D, CPUPOC4D, CPUPOC3D	
CPUPOC_IMAX_0_40	40A	001	CPUPOC5D, CPUPOC4D, CPUPOC3U	45
CPUPOC_IMAX_40_60	60A	010	CPUPOC5D, CPUPOC4U, CPUPOC3D	30
CPUPOC_IMAX_60_80	80A	011	CPUPOC5D, CPUPOC4U, CPUPOC3U	22.5
CPUPOC_IMAX_80_100	100A	100	CPUPOC5U, CPUPOC4D, CPUPOC3D	18
CPUPOC_IMAX_100_120	120A	101	CPUPOC5U, CPUPOC4D, CPUPOC3U	15
CPUPOC_IMAX_120_140	140A	110	CPUPOC5U, CPUPOC4U, CPUPOC3D	12.857
CPUPOC_IMAX_140_180	180A	111	CPUPOC5U, CPUPOC4U, CPUPOC3U	10

BOM GROUP	BOM OPTIONS
CLARKDALE_73W	CKD, CPUPOC_IMAX_60_80, CPUMSI2U, CPUMSI1D, CPUMSI0U
LYNNFIELD_82W	LFD, CPUPOC_IMAX_60_80, CPUMSI2U, CPUMSI1D, CPUMSI0U
LYNNFIELD_95W	LFD, CPUPOC_IMAX_100_120, CPUMSI2U, CPUMSI1U, CPUMSI0D

NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly. Instead call out appropriate BOM GROUP defined in tables above.

SYNC MASTER=NICK SYNC DATE=12/08/2009

**CPU NON-GFX DECOUPLING**


Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 16 OF 110 SHEET: 15 OF 92



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
CPU/PCH GFX DECOUPLING			
DRAWING NUMBER		SIZE	
051-8337		D	
REVISION		BRANCH	
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
17 OF 110		16 OF 92	



SYNC MASTER=NICK SYNC DATE=12/08/2009

PAGE TITLE: PCH SATA/PCIE/CLK/LPC/SPI


Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 18 OF 110 SHEET: 17 OF 92



PAGE TITLE		SYNC DATE=N/A	
<b>PCH DMI/FDI/GRAPHICS</b>			
Apple Inc.	DRAWING NUMBER	051-8337	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		19 OF 110	
SHEET		18 OF 92	

IBEX-PEAK-DESKTOP



SYNC MASTER=NICK SYNC DATE=12/08/2009

**PCH PCI / FLASHCACHE / USB**

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 20 OF 110

SHEET: 19 OF 92




PAGE TITLE		DRAWING NUMBER		SIZE
PCH MISC		051-8337		D
Apple Inc.		REVISION		A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		21 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		20 OF 92
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

SYNC MASTER=K23F SYNC DATE=11/30/2009

(1PD) INIT3\_3V\* AR39 PCH\_INIT3V3\_L THIS SIGNAL IS INTENDED FOR FIRMWARE HUB AND WE ARE NOT USING IT.





**PCH POWER**

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D




REVISION: A.0.0

BRANCH:

PAGE: 22 OF 110

SHEET: 21 OF 92

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



SYNC MASTER=K23F SYNC DATE=11/30/2009

PCH GROUNDS


Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 23 OF 110  
SHEET: 22 OF 92



PAGE TITLE		SYNC DATE=N/A	
<b>PCH DECOUPLING</b>			
Apple Inc.	DRAWING NUMBER	051-8337	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	24 OF 110		SHEET
	23 OF 92		

PROCESSOR MINI XDP



SYNC MASTER=NICK SYNC DATE=12/08/2009



EXTENDED DEBUG PORT (XDP)		DRAWING NUMBER	SIZE
Apple Inc.		051-8337	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		A.0.0	
		PAGE	25 OF 110
		SHEET	24 OF 92





# DDR3 RESET Support

LFD CANNOT CONTROL THIS SIGNAL DIRECTLY SINCE IT MUST BE HIGH IN SLEEP AND CPU MEM RAILS ARE NOT POWERED IN SLEEP.

BUFFER ISOLATE\_CPU\_MEM\_L TO 5V



MEM RESET ISOLATION




	CPU_RESET_L	ISOLATE_L	MEM_RESET_L
S5	0	3.3V	0
S0	0	3.3V	0
S0	1.5V	3.3V	1.5V
S3	0	0	1.5V
S0	1.5V	3.3V	1.5V
S5	0	3.3V	0


SYNC MASTER=MATT		SYNC DATE=01/06/2010	
<b>DDR3 RESET</b>			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	27 OF 110
		SHEET	26 OF 92
		SIZE	D




### RTC Power Sources




### PCH RTC Crystal




### UNUSED PCH 25MHZ CRYSTAL





### Reset Button



### Platform Reset Connections Unbuffered



### Buffered




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
<b>CHIPSET SUPPORT</b>			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	28 OF 110
		SHEET	27 OF 92

Page Notes


Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 VREFMRGN - Stuffs VREF Margining Circuitry.



Memory Reset Isolation



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value	0.75V (DAC: 0x3A)		1.5V (DAC: 0x3A)		1.267V (DAC: 0x8B)	
Margined target:	0.300V - 1.200V (+/- 450mV)		1.998V - 1.002V (+/- 498mV)		1.056V - 1.442V (+/- 180mV)	
DAC range:	0.000V - 1.501V (0x00 - 0x74)		0.000V - 1.501V (0x00 - 0x74)		0.000V - 3.300V (0x00 - 0xFF)	
Vref current:	+3.4mA - -3.4mA (- = sourced)		+33uA - -33uA (- = sourced)		+6.0mA - -5.0mA (- = sourced)	
DAC step size:	7.69mV / step @ output		8.59mV / step @ output		1.51mV / step @ output	

SYNC MASTER=MATT SYNC DATE=01/06/2011

DDR3 Vref Margining

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 29 OF 110  
 SHEET: 28 OF 92

8 7 6 5 4 3 2 1

DIMM A (FURTHER FROM CPU)




CAPS TO COUPLE CPU 1V5\_MEM

DIMM B (CLOSER TO CPU)

D

D

EXTRA DECOUPLING CAPS FOR CPU MEM RAIL




C

C

DECOUPLING CAPS FOR DIMM ON CHANNEL A - AT CONNECTOR

B


B



DECOUPLING CAPS FOR DIMM ON CHANNEL B - AT CONNECTOR


A

A



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE <b>MEMORY CAPS</b>			
Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 30 OF 110	SHEET 29 OF 92

8 7 6 5 4 3 2 1



**Page Notes**

Power aliases required by this page:

- \*PP1V5\_S0\_MEM\_A
- \*PP1V5\_S3\_MEM\_A
- \*PP0V75\_S0\_MEM\_VTT\_A
- \*PPSPD\_S0\_MEM\_A (2.5 - 3.3V)


Signal aliases required by this page:

- \*I2C\_SODIMMA\_SCL - ALL DQ, DQS, DM SIGNALS;
- \*I2C\_SODIMMA\_SDA TO FACILITATE BITSTREAMS WITH ALIASES

ROM options provided by this page:

(NONE)

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
<b>DDR3 SO-DIMMs 0 &amp; 2</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-8337	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	BRANCH
		A.0.0	
PAGE		PAGE	
31 OF 110		30 OF 92	



**Page Notes**

Power aliases required by this page:

- PPIV5\_S0\_MEM\_B
- PPIV5\_S3\_MEM\_B
- PPOV75\_S0\_MEM\_VTT\_B
- PPSPD\_S0\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:

- \*I2C\_SODIMM\_SCL - ALL DQ, DQS, DM SIGNALS;
- \*I2C\_SODIMM\_SDA TO FACILITATE BITSTREAMS WITH ALIASES

ROM options provided by this page:

(NONE)

SYNC MASTER=K74 MASTER SYNC DATE=N/A

**DDR3 SO-DIMM CONNECTOR B**

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

III NOT TO REPRODUCE OR COPY IT

IV ALL RIGHTS RESERVED


PAGE: 32 OF 110

SHEET: 31 OF 92










PAGE TITLE		SYNC DATE=N/A	
PCI-E MiniCard Connector			
DRAWING NUMBER		SIZE	
051-8337		D	
REVISION		BRANCH	
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
		34 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		33 OF 92	
IV ALL RIGHTS RESERVED			

# USB HUB-1



SEL1	SEL0	DESCRIPTION
DEFAULT K23F ==> 0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REMO	DESCRIPTION
0	0	All ports are Non removable
0	1	Port1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port1,2 and 3 are non Removable

### BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0721	2	SMSC USX2061-AEZG	U3500,U3600	CRITICAL	HUB_USX2061
338S0824	2	SMSC USB2514B	U3500,U3600	CRITICAL	HUB_USB2514B

SYNC MASTER=K74 MASTER SYNC DATE=N/A

**USB HUB 1**

Apple Inc.


DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE: 35 OF 110 SHEET: 34 OF 92

# USB HUB-2




PAGE TITLE		SYNC DATE=N/A	
<b>USB HUB 2</b>			
Apple Inc.	DRAWING NUMBER	051-8337	SIZE
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		36 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		35 OF 92	
IV ALL RIGHTS RESERVED			


### CAESAR II/IV 1V2 RAIL SUPPLY



### CAESAR II/IV 25MHZ XTAL




### CAESAR II/IV ACTIVITY LED




### 3.3V ENET FET

ENET\_PWR\_ON = "S0" || (S3 power && WOL\_EN)




### CAESAR II/IV WAKE# ISOLATION




SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE <b>Caesar II/IV Support</b>			
DRAWING NUMBER 051-8337		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 38 OF 110		SHEET 36 OF 92	

BCM57765 SR pins are internal 1.2V switching regulator. See note for SR\_DISABLE below. If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2\_ENET\_PHY. If enabled: VDD/VDDP connect to =PP3V3\_ENET\_PHY (add bypassing), LX connects to inductor.



PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)



NOTE: Pull-down on SO plus internal pull-ups on other 3 SPI pins configures BCM57765 for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change. NOTE: BCM5764M requires SI pull-down instead of SO.

NOTE: 'IPX' == Programmable pull-up/down (IPX-BCM57765)

NOTE: 'IPU' == Programmable pull-up/down (IPU-BCM57765)

NOTE: 'IPX' == Programmable pull-up/down (IPX-BCM57765)

NOTE: 'IPU' == Programmable pull-up/down (IPU-BCM57765)

NOTE: 'IPX' == Programmable pull-up/down (IPX-BCM57765)

NOTE: 'IPU' == Programmable pull-up/down (IPU-BCM57765)

NOTE: 'IPX' == Programmable pull-up/down (IPX-BCM57765)

NOTE: 'IPU' == Programmable pull-up/down (IPU-BCM57765)

NOTE: 'IPX' == Programmable pull-up/down (IPX-BCM57765)

NOTE: 'IPU' == Programmable pull-up/down (IPU-BCM57765)

NOTE: 'IPX' == Programmable pull-up/down (IPX-BCM57765)

NOTE: 'IPU' == Programmable pull-up/down (IPU-BCM57765)

NOTE: 'IPX' == Programmable pull-up/down (IPX-BCM57765)

NOTE: 'IPU' == Programmable pull-up/down (IPU-BCM57765)

NOTE: 'IPX' == Programmable pull-up/down (IPX-BCM57765)

NOTE: 'IPU' == Programmable pull-up/down (IPU-BCM57765)

NOTE: 'IPX' == Programmable pull-up/down (IPX-BCM57765)

NOTE: 'IPU' == Programmable pull-up/down (IPU-BCM57765)

NOTE: 'IPX' == Programmable pull-up/down (IPX-BCM57765)

NOTE: 'IPU' == Programmable pull-up/down (IPU-BCM57765)

NOTE: 'IPX' == Programmable pull-up/down (IPX-BCM57765)

NOTE: 'IPU' == Programmable pull-up/down (IPU-BCM57765)

BCM5764M Support


All parts below BOMOPTIONed BCM5764M

Table listing BCM5764M pin-functions and their corresponding components (resistors, capacitors, inductors) and values.

GPIO1\_LR\_OUT is not for SD Card power, just decoupling for BCM57765 CR I/Os. Connect only to U3900 pins 9 and 20.


All resistors above BOMOPTIONed BCM57765 BCM57765 supports both active-levels for WP.

Apple Inc. logo and drawing information including drawing number 051-8337, revision A.0.0, and page 39 of 110.



PLACE ONE CAP PER TCT PIN  
NOTE: Check with PHY and Magnetics MFR to determine what to do with center taps.

NOTE: BOB SMITH TERMINATION FOR EMC.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0654	1	K22/K23 PROD. RJ45	J4000	CRITICAL	METAL_IO
514-0733	1	K74/K75 RJ45, PLASTIC, PD/NI	J4000	CRITICAL	PLASTIC_IO

SYNC MASTER=MASTER SYNC DATE=N/A

Ethernet Connector

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

BRANCH:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 40 OF 110  
SHEET: 38 OF 92






Power Aliases:  
FW\_FWPHY nets are PHY power, and for multi-port systems must come from bus power.  
FWRSO\_FWXIO nets are OHCI/PCIE power, and can be S0.  
For single-port systems, all FW power should be tied together and powered by S0 or by the 5K pull-down device detect circuit.

Single-port:  
PC[0:2] = '000'  
Multiple-ports:  
PC[0:2] = '100'  
Alias =FWPHY\_PCO as appropriate


DS2 hard-strapped to 1, page assumes no more than 2 FW800 connectors  
Strap DSx high on unused ports.

PAGE TITLE		SYNC DATE=N/A	
FireWire LLC/PHY (XIO2213B)			
DRAWING NUMBER		SIZE	
051-8337		D	
REVISION		BRANCH	
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
41 OF 110		39 OF 92	


1394 PHY 1.95V SUPPLY



FireWire Aliases For Connectivity



1394 PHY STRAPPING OPTIONS




THERE ARE THREE FIREWIRE PORTS, BUT ONLY ONE IS USED. NO STUFF MEANS THAT IT IS IN BILINGUAL MODE PULL-UPS ASSERT/ENABLE DATA STROBE ONLY MODE.


iMacs are now one port only and have Power Code "000"

Termination


Place close to FireWire PHY



2ND & 3RD TPA/TPB PAIR UNUSED



PAGE TITLE		DRAWING NUMBER		SIZE	
FW: 1394B MISC		051-8337		D	
Apple Inc.		REVISION		BRANCH	
A.0.0		42 OF 110		40 OF 92	
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0656	1	K22/K23 PROD. FW	J4300	CRITICAL	METAL_IO
514-0724	1	K74/K75 FW, PLASTIC, PD/NI	J4300	CRITICAL	PLASTIC_IO

SYNC MASTER=MASTER SYNC DATE=11/17/2009

**FIREWIRE CONNECTOR**





Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 43 OF 110  
 SHEET: 41 OF 92



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
SATA Connectors			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 110
		SHEET	42 OF 92



**USB PORT POWER:**

EACH PORT IS HARDWARE CAPABLE OF 1.5A  
SOFTWARE WILL ALLOW 500 MA PER PORT, PLUS  
1200 MA 'EXTRA' POWER TO BE DISTRIBUTED TO APPROVED  
DEVICES ON A FIRST-COME, FIRST-SERVED BASIS

EXAMPLE: WIRED KEYBOARD WITH 2 500 MA PORTS = 1100 MA TOTAL ON ONE PORT  
500 MA STANDARD + 600 MA 'EXTRA' POWER  
IPHONE 'FAST' CHARGING AT 1000 MA ON ANOTHER PORT  
500 MA STANDARD + 500 MA 'EXTRA' POWER  
2 STANDARD PORTS AT 500 MA EACH  
TOTAL: 3100 MA (STILL 100 MA SPARE EXTRA POWER)

IN S3, SOFTWARE MAY ALLOCATE UP TO 2000 MA TOTAL FOR CHARGING DEVICES

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
S14-0672	2	K22/K23 PROD. USB	J4600,J4610	CRITICAL	METAL_IO
S14-0731	2	K74/K75 USB, PLASTIC, PD/NI	J4600,J4610	CRITICAL	PLASTIC_IO

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
S14-0659	2	K22/K23 PROD. USB	J4620,J4630	CRITICAL	METAL_IO
S14-0732	2	K74/K75 USB, PLASTIC, PD/NI	J4620,J4630	CRITICAL	PLASTIC_IO

SYNC MASTER=MASTER SYNC DATE=11/30/2009

**EXTERNAL USB CONNECTORS**

Apple Inc.


DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 46 OF 110  
SHEET: 43 OF 92


### IR RECEIVER CONNECTOR



### CAMERA/ALS & BLUETOOTH (K37A) CONNECTOR




### LAZAURS SD CARD READER BOARD CONNECTOR BACKUP TO CAESAR IV



SYNC MASTER=MASTER		SYNC DATE=11/06/2009	
Internal USB Connections			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	47 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			








IMAC CARD DETECT SWITCH IS NORMALLY-CLOSED TO GND  
 (CARD INSERTED = OPEN)  
 CARSTAR-IV CARD DETECT IS PROGRAMMABLE, BUT A SILICON BUG  
 MAKES THE ACTIVE-HIGH CASE UNUSABLE.

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
<b>SD READER CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	48 OF 110
		SHEET	45 OF 92

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




SMC\_PB3:  
SMC\_IG\_THROTTLE\_L for MG systems.  
Otherwise, TP/NC okay (was ISENSE\_CAL\_EN)

NOTE: SMS Interrupt can be active high or low, rename net accordingly.  
If SMS interrupt is not used, pull up to SMC rail.

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE			
SMC		DRAWING NUMBER	SIZE
Apple Inc.		051-8337	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		49 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		46 OF 92	




SMC Reset "Button", Supervisor & AVREF Supply




MISC. SIGNAL ALIASES

- 47 46 5 =PP3V3\_G3H\_SMC
- 5 =PPVIN S5\_SMCVREF
- 46 SMC GFX OVERTEMP L == MXM\_ALERT\_L
- 46 SMC GFX THROTTLE L == MXM\_PWR\_LEVEL
- 46 CPUIMVP\_VR\_ON == SMC\_DELAYED\_PWRGD


UNUSED PORT 7 ANALOG SENSORS



SMC Crystal Circuit



POWER BUTTON




UNUSED PORT D ANALOG (INTERNAL PULLUPS)

- 46 SMC\_ANALOG\_PD2 == NC\_SMC\_ANALOG\_PD2
- 46 SMC\_ANALOG\_PD3 == NC\_SMC\_ANALOG\_PD3
- 46 SMC\_ANALOG\_PD5 == NC\_SMC\_ANALOG\_PD5
- 46 SMC\_ANALOG\_PD6 == NC\_SMC\_ANALOG\_PD6
- 46 SMC\_ANALOG\_PD7 == NC\_SMC\_ANALOG\_PD7


UNUSED TP/NC ALIASES

- 46 SMC\_EXCARD\_PWR\_EN == TP\_SMC\_EXCARD\_PWR\_EN
- 46 SMS\_ONOFF\_L == TP\_SMS\_ONOFF\_L
- 46 SMC\_RSTGATE\_L == TP\_SMC\_RSTGATE\_L
- 46 SMC\_P41 == TP\_SMC\_P41
- 46 SMC\_SYS\_LED == TP\_SMC\_SYS\_LED
- 46 SMC\_PB3 == TP\_SMC\_PB3


SMC PROCHOT 3.3V LEVEL SHIFTING



SMC & MXM THERMTRIP LEVEL SHIFTING



MEM\_EVENT



SYNC MASTER=K74 MASTER SYNC DATE=N/A

**SMC Support**

Apple Inc.


DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 50 OF 110 SHEET: 47 OF 92


### LPC+SPI Connector



### Alternate SPI ROM Support




### SPI Bus Series Resistance Option




SYNC MASTER=K23F		SYNC DATE=11/30/2009	
LPC+SPI Debug Connector			
DRAWING NUMBER		SIZE	
051-8337		D	
REVISION		BRANCH	
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
51 OF 110		48 OF 92	


### PCH "SMBUS" CONNECTIONS




### PCH "SML 0" CONNECTIONS




### SMC "B" SMBus Connections




### SMC "0" SMBus Connections




### PCH "SML 1" CONNECTIONS




### SMC "A" SMBus Connections



### SMC SLAVE SMBUS "2" CONNECTIONS




### SMC "MANAGEMENT" SMBUS (BUS 1)




SYNC MASTER=DAVE		SYNC DATE=01/07/2010	
<b>SMBus Connections</b>			
Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 52 OF 110	SHEET 49 OF 92

CPU 1.5V CURRENT SENSE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
104S0018	1	RES, 2 MILLIOHM, 1206	R5300	CPU_1V5_SENSE
101S0414	1	RES, 0 OHM, 1206, 20 MILLIOHM MAX	R5300	PRODUCTION
132S0080	2	CAP, 0.22UF, 402	C5301, C5302	CPU_1V5_SENSE
116S0004	2	RES, 0 OHM, 402	C5301, C5302	PRODUCTION


CPU 1.5V VOLTAGE SENSE





CPU Voltage Sense / Filter




CPU CURRENT SENSE AMP & FILTER



CPU VTT CURRENT SENSE



MXM PWRSRC CURRENT & VOLTAGE SENSE



SYNC MASTER=K74 MASTER SYNC DATE=N/A

**CPU/GPU POWER SENSE**

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 53 OF 110  
 SHEET: 50 OF 92




HDD OUT OF BAND TEMPERATURE SENSING LEVEL SHIFTING



Drive active = valid signal protocol  
 Drive asleep = HDD drives HDD\_OOB\_TEMP low  
 Drive disconnected = pulled high


Cannot pull low because some drives use this bit to determine 1.5 Gbps vs. 3.0 Gbps SATA

Must pull high to 2.5V for compatibility with all drives




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
<b>HDD TEMP SENSE</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		54 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		51 OF 92	


REMOTE HEATSINK SENSORS



REMOTE SKIN & ODD THERMAL SENSORS




PLACE HSK SENSOR CONN. TOP SIDE NEAR MXM OR CPU




SILK\_PART=ODD TEMP

SILK\_PART=SKIN TEMP




AMBIENT SENSE CONNECTOR COMBINED WITH CPU FAN




SYNC MASTER=NICK		SYNC DATE=11/06/2009	
PAGE TITLE <b>REMOTE TEMP/POWER SENSORS</b>			
Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	BRANCH
		PAGE 55 OF 110	SHEET 52 OF 92

### FAN 0




### FAN 1




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE <b>HD AND OD FAN</b>			
Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 56 OF 110	SHEET 53 OF 92

FAN 2 UNUSED

FAN 3




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
CPU FAN & AMBIENT SENSE			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	57 OF 110
		SHEET	54 OF 92





PAGE TITLE		DRAWING NUMBER		SIZE
SPI ROM		051-8337		D
Apple Inc.		REVISION		A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		61 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		55 OF 92
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

AUDIO CODEC  
APPLE P/N 353S2592




DIFF FSINPUT= 2.45VRMS  
 SE FSINPUT= 1.22VRMS  
 DAC1 FSOUTPUT= 1.34VRMS  
 DAC2/3 FSOUTPUTDIFF= 2.67VRMS  
 DAC2/3 FSOUTPUTSE= 1.34VRMS

APPLE P/N 353S2456  
 4.5V POWER SUPPLY FOR CODEC




SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
PAGE TITLE <b>AUDIO: CODEC/REGULATOR</b>			
DRAWING NUMBER 051-8337		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 62 OF 110		SHEET 56 OF 92	





SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
PAGE TITLE <b>AUDIO: FILTER/BUFFER</b>			
DRAWING NUMBER 051-8337		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 63 OF 110		SHEET 57 OF 92	


RIGHT CH. SPEAKER AMP  
APPLE P/N 353S2768



U6400 IS CLOCK MASTER  
 R6402=HIGH-MASTER  
 SPEAKER AMP GAIN = 9DB  
 SPEAKER AMP RIN = 89.6K TO 134K W/ 9DB  
 FC\_HPF = 2.5HZ TO 3.8HZ

SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
PAGE TITLE			
AUDIO: SPEAKER AMP_1		DRAWING NUMBER	051-8337
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	64 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	58 OF 92
IV ALL RIGHTS RESERVED			

LEFT CH. SPEAKER AMP  
APPLE P/N 353S2768







U6500 IS SLAVE  
R6503 = LOW = SLAVE  
  
SPEAKER AMP GAIN = 9DB  
SPEAKER AMP RIN = 89.6K TO 134K W/ 9DB  
FC\_HPF = 2.5HZ TO 3.8HZ

PAGE TITLE		SYNC DATE=02/02/2010	
<b>AUDIO: SPEAKER AMP</b>			
DRAWING NUMBER		SIZE	
051-8337		D	
REVISION		BRANCH	
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
65 OF 110		59 OF 92	

INTERNAL MIC CON  
APPLE P/N 518S0677

SPEAKER CABLE CONNECTORS  
APPLE P/N 518S0748  
APPLE P/N 518S0656





REMOTE I/O CONNECTOR  
APPLE P/N 518S0791


SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
Audio: MLB to I/O Conn.			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	66 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

AUDIO STAR GND AND STUFFING OPTIONS

Internal Microphone Impedance Matching



IPHS HS Detect Debounce CKT





Digital Out

Headphone Out

LI Insert Detect

DP Audio Enable




SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
AUDIO: Detects/Grounding			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

FUNCTION	PIN	CONVERTER	VOLUME	ENABLE/ CNTRL TYPE	DETECT/ INTERRUPT
PRIMARY	0X0B	0X04	0X04	GPIO 3	N/A
SECONDARY	0X0A	0X03	0X03	GPIO 3	N/A
HEADPHONES	0X09	0X02	0X02	N/A	0X09 (A)
LINE INPUT	0X0C	0X05	0X05	N/A	LINE IN
BUILT-IN MICROPHONE	0X0D (13,B,RIGHT)	0X06	0X06	MICBIAS 80%	N/A
HEADSET MICROPHONE	0X0D (13,V22,B,LEFT)	0X06	0X06	MIKEY	MIKEY
SPDIF OUT	0X10	0X08	N/A	N/A	0X0D (B)
SPDIF IN	0X0F	0X07	N/A	N/A	N/A
MIKEY	N/A	N/A	N/A	MCP GPIO_38	MCP GPIO_5

### MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S2256




FLP = 8.82 KHZ  
FHP = 80 HZ

SYNC MASTER=BREECE		SYNC DATE=02/02/2010	
PAGE TITLE <b>AUDIO: Mikey</b>			
DRAWING NUMBER 051-8337		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 68 OF 110		SHEET 62 OF 92	




State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

### SLP\_S4 ENABLES




PLACE TOP SIDE  
REWORK TO POWER UP WITH NO CPU

### SLP\_S3 ENABLES





OTHER RAILS ENABLED BY P3V3\_S0 AND P5V\_S0:  
P3V3S0 VREG (CPU PLL)

### MEMVTT\_EN SEQUENCE




SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE <b>POWER SEQUENCING ENABLES</b>			
Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 69 OF 110		SHEET 63 OF 92	


PGOOD COMPARATORS FOR PP1V8\_S0 AND PP12V\_S0



DISABLE CPUVTT\_REG\_PGOOD WHEN SLP\_S3\_L = 0 (PER PIKETON PDG)



S0 RAILS PGOOD




ALL\_SYS\_PWRGD CIRCUIT

ASK INTEL: NEED 100K PULL-DOWN?


PAGE TITLE		SYNC DATE=N/A	
<b>POWER SEQUENCING PGOOD</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		70 OF 110	
		SHEET	
		64 OF 92	

CPU CORE REG 1.1V/???A O/P= PPVCORE\_S0\_CPU\_REG




CPU VCORE  
 VOUT = VCORE  
 PEAK = ???A  
 AVG = ???A

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE <b>VREG: PPVCORE_S0_CPU</b>			
DRAWING NUMBER 051-8337		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 71 OF 110		SHEET 65 OF 92	



OUTPUT BULK DECOUPLING: 128S0209  
PPVCORE\_S0\_CPU\_REG



SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE VREG: CPU CORE - PHASES 1-3			
Apple Inc.		DRAWING NUMBER 051-8337	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	PAGE 72 OF 110
		BRANCH	SHEET 66 OF 92

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A


A



PAGE TITLE		SYNC DATE=N/A	
VREG: CPU CORE - CAPS			
DRAWING NUMBER		SIZE	
051-8337		D	
REVISION		BRANCH	
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
73 OF 110		67 OF 92	

8 7 6 5 4 3 2 1

CPU VTT REG 1.1V O/P= PPVTT\_S0\_CPU\_REG



1.1V DEFAULT, OTHER VALUES TBD


VID<2:0>	Voltage
000	+1.100V

SYNC MASTER=NICK		SYNC DATE=12/08/2009	
<b>CPU VTT REGULATOR</b>			
Apple Inc.		DRAWING NUMBER	051-8337
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		PAGE	74 OF 110
		SHEET	68 OF 92



# IBEX PEAK CORE REG 1.05V OUTPUT = PP1V05\_S0\_REG

PP1V05\_S0\_REG  
 VOUT = 1.05V  
 PEAK = 7.5A  
 AVG = 3A




$$V_{out} = 0.75 \cdot \left( \frac{1 + R7615/R7616}{1 + R7615/R7616} \right) = 1.05$$

PAGE TITLE		SYNC DATE=N/A	
<b>IBEX PEAK CORE</b>			
Apple Inc.	DRAWING NUMBER	051-8337	SIZE
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	76 OF 110
		SHEET	69 OF 92

# 3V3 S5 REGULATOR


# 5V S3 REGULATOR

Power Rating ?




PAGE TITLE		SYNC DATE=12/08/2009	
5V_S3 / 3V3_S5 VREGS			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	77 OF 110
		SHEET	70 OF 92

### 1.5 V DDR SUPPLY




### 1.8 V SUPPLY



SYNC MASTER=K23F		SYNC DATE=11/30/2009	
PAGE TITLE			
1.5V / 1.8V VREGS			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8337	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	78 OF 110
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	71 OF 92
IV ALL RIGHTS RESERVED			

### 3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator







SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
3.42 G3HOT SUPPLY			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	79 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	72 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

5V S0 FET (7A PK/2.7A AVG)

3.3V S0 FET (3.4APK / 1.9A AVG)

3.3V S3 FET (2.9A PK / 1.2A AVG)

1.5V S0 FET (6.2A PK / 3A AVG)





SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
<b>S3+S0 FETS</b>			
Apple Inc.		DRAWING NUMBER	051-8337
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		PAGE	80 OF 110
		SHEET	73 OF 92

Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM  
 - =PP5V\_S0\_MXM  
 - =PPV\_S0\_MXM\_PWRSRC

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - MXM



SYNC MASTER=K23F		SYNC DATE=11/30/2009	
PAGE TITLE MXM PCie, DP & Power			
DRAWING NUMBER 051-8337		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 84 OF 110		SHEET 74 OF 92	







Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM

Signal aliases required by this page:  
 - =SMB\_MXM\_THRM\_DATA - =PM\_MXM\_PGOOD\_PULLUP  
 - =SMB\_MXM\_THRM\_CLK


BOM options provided by this page:

PULLUPS & PULLDOWNS AT MXM CONNECTOR



MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400




PAGE TITLE		SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
<b>MXM I/O</b>					
Apple Inc.		DRAWING NUMBER	051-8337	SIZE	D
		REVISION	A.0.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
PAGE		85 OF 110		SHEET	
		75 OF 92			

MXM TX CAPS

MXM RX CAPS

84	84	PEG_R2D_C_P<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<15>	84	84
84	84	PEG_R2D_C_N<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<15>	84	84
84	84	PEG_R2D_C_N<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<14>	84	84
84	84	PEG_R2D_C_P<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<14>	84	84
84	84	PEG_R2D_C_N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<13>	84	84
84	84	PEG_R2D_C_P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<13>	84	84
84	84	PEG_R2D_C_P<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<12>	84	84
84	84	PEG_R2D_C_N<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<12>	84	84
84	84	PEG_R2D_C_N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<11>	84	84
84	84	PEG_R2D_C_P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<11>	84	84
84	84	PEG_R2D_C_N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<10>	84	84
84	84	PEG_R2D_C_P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<10>	84	84
84	84	PEG_R2D_C_P<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<9>	84	84
84	84	PEG_R2D_C_N<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<9>	84	84
84	84	PEG_R2D_C_N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<8>	84	84
84	84	PEG_R2D_C_P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<8>	84	84
84	84	PEG_R2D_C_P<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<7>	84	84
84	84	PEG_R2D_C_N<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<7>	84	84
84	84	PEG_R2D_C_P<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<6>	84	84
84	84	PEG_R2D_C_N<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<6>	84	84
84	84	PEG_R2D_C_N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<5>	84	84
84	84	PEG_R2D_C_P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<5>	84	84
84	84	PEG_R2D_C_N<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<4>	84	84
84	84	PEG_R2D_C_P<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<4>	84	84
84	84	PEG_R2D_C_P<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<3>	84	84
84	84	PEG_R2D_C_N<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<3>	84	84
84	84	PEG_R2D_C_N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<2>	84	84
84	84	PEG_R2D_C_P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<2>	84	84
84	84	PEG_R2D_C_P<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<1>	84	84
84	84	PEG_R2D_C_N<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<1>	84	84
84	84	PEG_R2D_C_N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<0>	84	84
84	84	PEG_R2D_C_P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<0>	84	84

84	84	MXM_PCIE_D2R_P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<0>	84	84
84	84	MXM_PCIE_D2R_N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<0>	84	84
84	84	MXM_PCIE_D2R_P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<1>	84	84
84	84	MXM_PCIE_D2R_N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<1>	84	84
84	84	MXM_PCIE_D2R_P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<2>	84	84
84	84	MXM_PCIE_D2R_N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<2>	84	84
84	84	MXM_PCIE_D2R_P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<3>	84	84
84	84	MXM_PCIE_D2R_N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<3>	84	84
84	84	MXM_PCIE_D2R_P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<4>	84	84
84	84	MXM_PCIE_D2R_N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<4>	84	84
84	84	MXM_PCIE_D2R_P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<5>	84	84
84	84	MXM_PCIE_D2R_N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<5>	84	84
84	84	MXM_PCIE_D2R_P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<6>	84	84
84	84	MXM_PCIE_D2R_N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<6>	84	84
84	84	MXM_PCIE_D2R_P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<7>	84	84
84	84	MXM_PCIE_D2R_N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<7>	84	84
84	84	MXM_PCIE_D2R_P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<8>	84	84
84	84	MXM_PCIE_D2R_N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<8>	84	84
84	84	MXM_PCIE_D2R_P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<9>	84	84
84	84	MXM_PCIE_D2R_N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<9>	84	84
84	84	MXM_PCIE_D2R_P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<10>	84	84
84	84	MXM_PCIE_D2R_N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<10>	84	84
84	84	MXM_PCIE_D2R_P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<11>	84	84
84	84	MXM_PCIE_D2R_N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<11>	84	84
84	84	MXM_PCIE_D2R_P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<12>	84	84
84	84	MXM_PCIE_D2R_N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<12>	84	84
84	84	MXM_PCIE_D2R_P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<13>	84	84
84	84	MXM_PCIE_D2R_N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<13>	84	84
84	84	MXM_PCIE_D2R_P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<14>	84	84
84	84	MXM_PCIE_D2R_N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<14>	84	84
84	84	MXM_PCIE_D2R_P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<15>	84	84
84	84	MXM_PCIE_D2R_N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<15>	84	84

SYNC MASTER=K23F		SYNC DATE=11/30/2009	
PAGE TITLE			
<b>MXM PCIE CAPS</b>			
	Apple Inc.		DRAWING NUMBER 051-8337
			REVISION A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 86 OF 110	SHEET 76 OF 92

Page Notes

Power aliases required by this page:

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Unused MXM Interfaces

87 74	<del>MXM LVDS A CLK N</del>	==	NC MXM LVDS A CLK N	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	<del>MXM LVDS A CLK P</del>	==	NC MXM LVDS A CLK P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 76	<del>MXM LVDS A DATA N&lt;0&gt;</del>	==	NC MXM LVDS A DATA N<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 76	<del>MXM LVDS A DATA P&lt;0&gt;</del>	==	NC MXM LVDS A DATA P<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 76	<del>MXM LVDS A DATA N&lt;1&gt;</del>	==	NC MXM LVDS A DATA N<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 76	<del>MXM LVDS A DATA P&lt;1&gt;</del>	==	NC MXM LVDS A DATA P<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 76	<del>MXM LVDS A DATA N&lt;2&gt;</del>	==	NC MXM LVDS A DATA N<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 76	<del>MXM LVDS A DATA P&lt;2&gt;</del>	==	NC MXM LVDS A DATA P<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 76	<del>MXM LVDS A DATA N&lt;3&gt;</del>	==	NC MXM LVDS A DATA N<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 76	<del>MXM LVDS A DATA P&lt;3&gt;</del>	==	NC MXM LVDS A DATA P<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	<del>MXM LVDS B CLK N</del>	==	NC MXM LVDS B CLK N	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	<del>MXM LVDS B CLK P</del>	==	NC MXM LVDS B CLK P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	<del>MXM LVDS B DATA N&lt;0&gt;</del>	==	NC MXM LVDS B DATA N<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	<del>MXM LVDS B DATA P&lt;0&gt;</del>	==	NC MXM LVDS B DATA P<0>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	<del>MXM LVDS B DATA N&lt;1&gt;</del>	==	NC MXM LVDS B DATA N<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	<del>MXM LVDS B DATA P&lt;1&gt;</del>	==	NC MXM LVDS B DATA P<1>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	<del>MXM LVDS B DATA N&lt;2&gt;</del>	==	NC MXM LVDS B DATA N<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	<del>MXM LVDS B DATA P&lt;2&gt;</del>	==	NC MXM LVDS B DATA P<2>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	<del>MXM LVDS B DATA N&lt;3&gt;</del>	==	NC MXM LVDS B DATA N<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 75	<del>MXM LVDS B DATA P&lt;3&gt;</del>	==	NC MXM LVDS B DATA P<3>	==	MAKE_BASE=TRUE NO_TEST=TRUE

Unused MXM DP Interfaces

87 74	<del>MXM DP B ML P&lt;0..3&gt;</del>	==	NC MXM DP B ML P<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM DP B ML N&lt;0..3&gt;</del>	==	NC MXM DP B ML N<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM DP B AUX P</del>	==	NC MXM DP B AUX P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM DP B AUX N</del>	==	NC MXM DP B AUX N	==	MAKE_BASE=TRUE NO_TEST=TRUE
74	<del>MXM DP B HPD</del>	==	NC MXM DP B HPD	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM DP D ML P&lt;0..3&gt;</del>	==	NC MXM DP D ML P<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM DP D ML N&lt;0..3&gt;</del>	==	NC MXM DP D ML N<0..3>	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM DP D AUX P</del>	==	NC MXM DP D AUX P	==	MAKE_BASE=TRUE NO_TEST=TRUE
87 74	<del>MXM DP D AUX N</del>	==	NC MXM DP D AUX N	==	MAKE_BASE=TRUE NO_TEST=TRUE
74	<del>MXM DP D HPD</del>	==	NC MXM DP D HPD	==	MAKE_BASE=TRUE NO_TEST=TRUE

UNUSED MXM CONTROL SIGNALS

75	<del>MXM PNL BL EN</del>	==	NC MXM PNL BL EN	==	MAKE_BASE=TRUE NO_TEST=TRUE
75	<del>MXM PNL PWR EN</del>	==	NC MXM PNL PWR EN	==	MAKE_BASE=TRUE NO_TEST=TRUE

DISPLAY AUDIO MUX NOT USED - SEND SPDIF TO CODEC

85	<del>DP INT SPDIF IN</del>	==	AUD SPDIF IN CODEC	==	DP INT SPDIF IN
78	<del>DP INT SPDIF AUDIO</del>	==	TP_DP_INT_SPDIF_AUDIO	==	MAKE_BASE=TRUE

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
Display: Aliases			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 87 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET 77 OF 92	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:  
 - =PP12V\_S0\_LCD  
 - =PP3V3\_S0\_DP


---

Signal aliases required by this page:  
 - =SMB\_DP\_TCON\_SCL, =SMB\_DP\_TCON\_SDA

---


BOM options provided by this page:

INTERNAL DP INTERFACE




BACKLIGHT CONTROL SUPPORT

guarantee backlight is only on when Panel has valid video




PAGE TITLE		DRAWING NUMBER		SIZE	
Display: Int DP Connector		051-8337		D	
Apple Inc.		REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		90 OF 110	
II NOT TO REPRODUCE OR COPY IT		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		78 OF 92	
IV ALL RIGHTS RESERVED					

### EQ & Re-Driver for DP source





### COMMON MODE BIAS FOR PS8121ED AUX INTERCEPTION




SYNC MASTER=DAVE		SYNC DATE=01/07/2010	
PAGE TITLE <b>DISPLAY: DP REDRIVER</b>			
DRAWING NUMBER 051-8337		SIZE D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 91 OF 110		SHEET 79 OF 92	

87 74	MXM DP A ML P<0>	NO_TEST	C9212	1	2	0.1uF	NO_TEST	GPU DP EXT ML P<0>	79 87
87 74	MXM DP A ML N<0>	NO_TEST	C9213	1	2	0.1uF	NO_TEST	GPU DP EXT ML N<0>	79 87
87 74	MXM DP A ML P<1>	NO_TEST	C9214	1	2	0.1uF	NO_TEST	GPU DP EXT ML P<1>	79 87
87 74	MXM DP A ML N<1>	NO_TEST	C9215	1	2	0.1uF	NO_TEST	GPU DP EXT ML N<1>	79 87
87 74	MXM DP A ML P<2>	NO_TEST	C9216	1	2	0.1uF	NO_TEST	GPU DP EXT ML P<2>	79 87
87 74	MXM DP A ML N<2>	NO_TEST	C9217	1	2	0.1uF	NO_TEST	GPU DP EXT ML N<2>	79 87
87 74	MXM DP A ML P<3>	NO_TEST	C9218	1	2	0.1uF	NO_TEST	GPU DP EXT ML P<3>	79 87
87 74	MXM DP A ML N<3>	NO_TEST	C9219	1	2	0.1uF	NO_TEST	GPU DP EXT ML N<3>	79 87
74	MXM DP A HPD						MAKE_BASE=TRUE	GPU DP EXT HPD	85M 79

87 79	RDRV DP EXT ML P<0>	NO_TEST	C9230	1	2	0.1uF	NO_TEST	DP EXT ML C P<0>	81 87
87 79	RDRV DP EXT ML N<0>	NO_TEST	C9231	1	2	0.1uF	NO_TEST	DP EXT ML C N<0>	81 87
87 79	RDRV DP EXT ML P<1>	NO_TEST	C9232	1	2	0.1uF	NO_TEST	DP EXT ML C P<1>	81 87
87 79	RDRV DP EXT ML N<1>	NO_TEST	C9233	1	2	0.1uF	NO_TEST	DP EXT ML C N<1>	81 87
87 79	RDRV DP EXT ML P<2>	NO_TEST	C9234	1	2	0.1uF	NO_TEST	DP EXT ML C P<2>	81 87
87 79	RDRV DP EXT ML N<2>	NO_TEST	C9235	1	2	0.1uF	NO_TEST	DP EXT ML C N<2>	81 87
87 79	RDRV DP EXT ML P<3>	NO_TEST	C9236	1	2	0.1uF	NO_TEST	DP EXT ML C P<3>	81 87
87 79	RDRV DP EXT ML N<3>	NO_TEST	C9237	1	2	0.1uF	NO_TEST	DP EXT ML C N<3>	81 87
79	RDRV DP EXT HPD						MAKE_BASE=TRUE	DP EXT HPD	81N 81



87 74	MXM DP C ML P<0>	NO_TEST	C9220	1	2	0.1uF	NO_TEST	DP INT ML C P<0>	78 87
87 74	MXM DP C ML N<0>	NO_TEST	C9221	1	2	0.1uF	NO_TEST	DP INT ML C N<0>	78 87
87 74	MXM DP C ML P<1>	NO_TEST	C9222	1	2	0.1uF	NO_TEST	DP INT ML C P<1>	78 87
87 74	MXM DP C ML N<1>	NO_TEST	C9223	1	2	0.1uF	NO_TEST	DP INT ML C N<1>	78 87
87 74	MXM DP C ML P<2>	NO_TEST	C9224	1	2	0.1uF	NO_TEST	DP INT ML C P<2>	78 87
87 74	MXM DP C ML N<2>	NO_TEST	C9225	1	2	0.1uF	NO_TEST	DP INT ML C N<2>	78 87
87 74	MXM DP C ML P<3>	NO_TEST	C9226	1	2	0.1uF	NO_TEST	DP INT ML C P<3>	78 87
87 74	MXM DP C ML N<3>	NO_TEST	C9227	1	2	0.1uF	NO_TEST	DP INT ML C N<3>	78 87
87 74	MXM DP C AUX P	NO_TEST	C9200	1	2	0.1uF	NO_TEST	DP INT AUX P	78 87
87 74	MXM DP C AUX N	NO_TEST	C9201	1	2	0.1uF	NO_TEST	DP INT AUX N	78 87




SYNC MASTER=DAVE		SYNC DATE=01/07/2010	
PAGE TITLE			
DISPLAYPORT CONNECTIONS			
Apple Inc.		DRAWING NUMBER	051-8337
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	92 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	80 OF 92
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

FROM GPU TO REDRIVER

REDRIVER TO EXTERNAL CONNECTOR

GPU TO INTERNAL CONNECTOR





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
S14-0686	1	K22/K23 PROD. MDP	J9400	CRITICAL	METAL_IO
S14-0727	1	K74/K75 MDP, PLASTIC, PD/NI	J9400	CRITICAL	PLASTIC_IO

SYNC MASTER=K74 MASTER SYNC DATE=N/A

**Display: Ext DP Connector**

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 94 OF 110  
 SHEET: 81 OF 92

K74/K75 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA_P1MM	MM	15.5.1

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	100 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.21 MM	0.085 MM	=STANDARD		
35_OHM_SE	*	Y	0.19 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.085 MM	=STANDARD		
39_OHM_SE	*	Y	0.16 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD		
45_OHM_SE	*	Y	0.12 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.1 MM	0.085 MM	15 MM		
50_OHM_SE	*	Y	0.1 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD		
55_OHM_SE	*	Y	0.076 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.155 MM	0.085 MM	=STANDARD	0.135 MM	0.1 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.115 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.2 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.099 MM	0.085 MM	12 MM	0.200 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.081 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.085 MM	=STANDARD	0.320 MM	0.15 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
POWER_WIDTH	*	Y	0.600 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_CTL	*	Y	0.300 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
RCOMP	*	Y	0.254 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER	BGA_P1MM	POWER_CTL
POWER	*	POWER_WIDTH
VR_CTL_PHY	BGA_P1MM	DEFAULT
VR_CTL_PHY	*	POWER_CTL

SPACING RULE SET

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?
6:1_SPACING	*	0.6 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.8 MM	1000

CONSTRAINTS FOR BGA AREA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	0.2 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P1MM
CLK_LPC	*	BGA_P1MM	BGA_P1MM
CLK_FCI	*	BGA_P1MM	BGA_P1MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	*	*	STANDARD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.150 MM	?
2X_DIELECTRIC	TOP, BOTTOM	0.160 MM	?
3X_DIELECTRIC	*	0.220 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.240 MM	?
4X_DIELECTRIC	*	0.300 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.320 MM	?
5X_DIELECTRIC	*	0.380 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.400 MM	?

SYNC MASTER=K74\_MASTER SYNC DATE=N/A

**K74/K75 RULE DEFINITIONS**

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 100 OF 110 SHEET: 82 OF 92

Memory Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM\_45S, MEM\_39S, MEM\_35S, MEM\_70D.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM\_CLK2MEM, MEM\_CTRL2CTRL, MEM\_CTRL2MEM, MEM\_CMD2CMD, MEM\_CMD2MEM, MEM\_DQ\_ODD2DQ\_ODD, MEM\_DQ\_ODD2MEM, MEM\_DQ\_EVEN2DQ\_EVEN, MEM\_DQ\_EVEN2MEM, MEM\_DQ\_EVEN2DQ\_ODD, MEM\_DQS2MEM, MEM\_2OTHER.

Memory Bus Spacing Group Assignments

Table with 8 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_CLK, MEM\_DQS, MEM\_CMD, MEM\_DQ\_ODD, MEM\_DQ\_EVEN.

Table with 8 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_DQ\_ODD, MEM\_DQ\_EVEN, MEM\_CMD, MEM\_DQ\_ODD, MEM\_DQ\_EVEN.

Table with 8 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include MEM\_CTRL, MEM\_CMD, MEM\_DQ\_ODD, MEM\_DQS, MEM\_DQ\_EVEN.

Need to support MEM\*-style wildcards!

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: MEM\_POWER\_WIDTH.

Table with 8 columns: NET\_PHYSICAL\_TYPE, AREA\_TYPE, PHYSICAL\_RULE\_SET, SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: MEM\_POWER\_PHY.

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: MEM\_RCOMP\_PHY.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: MEM\_RCOMP.

Memory Net Properties

Table with 3 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING. Lists various constraints for MEM A and MEM B, including CLK, CS, ODT, RAS, CAS, WE, DQ, and DM signals.

MEMORY POWER PROPERTIES

Table with 4 columns: VOLTAGE, PHYSICAL, SPACING. Rows include CPU DIMM VREF A and CPU DIMM VREF B.

Memory Net Properties

Table with 3 columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING. Lists constraints for MEM B, including DQS, CLK, CS, ODT, RAS, CAS, WE, DQ, and DM signals.

Metadata block containing: SYNC MASTER=K74 MASTER, SYNC DATE=N/A, Memory Constraints, Apple Inc. logo, Drawing Number 051-8337, Revision A.0.0, and a notice of proprietary property.

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=4X_DIELECTRIC	?	PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?
CLK_PCIE	*	0.5 MM	?				

CPU

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_RCOMP_PHY	*	Y	0.254 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_ITP	*	0.2 MM	?
CPU_RCOMP	*	0.2 MM	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=5X_DIELECTRIC	?	SATA	TOP,BOTTOM	=5X_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
<b>PCI-E GRAPHICS</b>			
	PCIE_85D	PCIE	PEG_R2D_C_P<15..0> 8 76
	PCIE_85D	PCIE	PEG_R2D_C_N<15..0> 8 76
	PCIE_85D	PCIE	PEG_D2R_P<15..0> 8 76
	PCIE_85D	PCIE	PEG_D2R_N<15..0> 8 76
	PCIE_85D	PCIE	MMX_PCIE_R2D_P<15..0> 74 76
	PCIE_85D	PCIE	MMX_PCIE_R2D_N<15..0> 74 76
	PCIE_85D	PCIE	MMX_PCIE_D2R_P<15..0> 74 76
	PCIE_85D	PCIE	MMX_PCIE_D2R_N<15..0> 74 76
<b>PCI-E I/O</b>			
	PCIE_85D	PCIE	PCIE_MINI_R2D_P 33
	PCIE_85D	PCIE	PCIE_MINI_R2D_N 33
	PCIE_85D	PCIE	PCIE_MINI_R2D_C_P 17 33
	PCIE_85D	PCIE	PCIE_MINI_R2D_C_N 17 33
	PCIE_85D	PCIE	PCIE_MINI_D2R_P 17 33
	PCIE_85D	PCIE	PCIE_MINI_D2R_N 17 33
<b>DMI</b>			
	PCIE_85D	PCIE	DMI_S2N_P<3..0> 9 18
	PCIE_85D	PCIE	DMI_S2N_N<3..0> 9 18
	PCIE_85D	PCIE	DMI_N2S_P<3..0> 9 18
	PCIE_85D	PCIE	DMI_N2S_N<3..0> 9 18
<b>FDI</b>			
<b>PCI-E REF CLOCKS</b>			
	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_P 8
	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_N 8
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P 17 33
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N 17 33
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P 17 39
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N 17 39
	ENET_100D	ENET_MII	PCIE_CLK100M_ENET_P 17 37
	ENET_100D	ENET_MII	PCIE_CLK100M_ENET_N 17 37
<b>SATA</b>			
	SATA_85D	SATA	SATA_HDD_R2D_C_P 17 42
	SATA_85D	SATA	SATA_HDD_R2D_C_N 17 42
	SATA_85D	SATA	SATA_HDD_R2D_P 42
	SATA_85D	SATA	SATA_HDD_R2D_N 42
	SATA_85D	SATA	SATA_HDD_D2R_P 17 42
	SATA_85D	SATA	SATA_HDD_D2R_N 17 42
	SATA_85D	SATA	SATA_HDD_D2R_C_P 42
	SATA_85D	SATA	SATA_HDD_D2R_C_N 42
	SATA_85D	SATA	SATA_ODD_R2D_C_P 17 42
	SATA_85D	SATA	SATA_ODD_R2D_C_N 17 42
	SATA_85D	SATA	SATA_ODD_R2D_P 42
	SATA_85D	SATA	SATA_ODD_R2D_N 42
	SATA_85D	SATA	SATA_ODD_D2R_P 17 42
	SATA_85D	SATA	SATA_ODD_D2R_N 17 42
	SATA_85D	SATA	SATA_ODD_D2R_C_P 42
	SATA_85D	SATA	SATA_ODD_D2R_C_N 42
<b>CLOCKS</b>			
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_CPU_P 10 24
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_CPU_N 10 24
	CLK_PCIE_100D	CLK_PCIE	GFX_CLK120M_DPLLSS_P 10 17
	CLK_PCIE_100D	CLK_PCIE	GFX_CLK120M_DPLLSS_N 10 17
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_ITP_P 10 24
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_ITP_N 10 24
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_CPU_P 10 17
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_CPU_N 10 17
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_PCH_P 17 35
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_PCH_N 17 35
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_PCH_P 17 25
	CLK_PCIE_100D	CLK_PCIE	FSB_CLK133M_PCH_N 17 25
	CLK_PCIE_100D	CLK_PCIE	PCH_CLK96M_DOT_P 17 25
	CLK_PCIE_100D	CLK_PCIE	PCH_CLK96M_DOT_N 17 25
	CLK_PCIE_100D	CLK_PCIE	PCH_CLK100M_SATA_P 17 25
	CLK_PCIE_100D	CLK_PCIE	PCH_CLK100M_SATA_N 17 25

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
CPU_ITP	CPU_50S	CPU_ITP	XDP_BPM_L<7..0> 10 24
	CPU_50S	CPU_ITP	CPU_CFG<17..0> 9 14 24
	CPU_50S	CPU_ITP	XDP_OBSDATA_A<3..0> 24
CPU_MISC	CPU_RCOMP_PHY	CPU_RCOMP	CPU_PEG_COMP 9
	CPU_RCOMP_PHY	CPU_RCOMP	CPU_PEG_RBIA5 9
	CPU_RCOMP_PHY	CPU_RCOMP	CPU_COMP3 10
	CPU_RCOMP_PHY	CPU_RCOMP	CPU_COMP2 10
	CPU_RCOMP_PHY	CPU_RCOMP	CPU_COMP1 10
	CPU_RCOMP_PHY	CPU_RCOMP	CPU_COMP0 10

ANY OTHER LYNNFIELD CONSTRAINTS NOT COVERED ON PAGES 101 AND 107 SHOULD GO ON THIS PAGE TOO

SYNC MASTER=K74 MASTER SYNC DATE=N/A

Apple Inc.

051-8337 D

REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

102 OF 110

84 OF 92

PCH CONSTRAINTS

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCH\_55S and CLK\_PCH\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK\_PCH and COMP\_PCH.

PCI Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCI\_55S and CLK\_PCI\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCI and CLK\_PCI.

LPC Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC\_55S and CLK\_LPC\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK\_LPC.

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes USB\_90D.

Two tables with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB.

SMBus Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMB\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SPI Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

XTAL Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK\_XTAL.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes XTAL.

Large table listing electrical constraints with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING, and a list of constraint names like PCI REQ0 L, PCH CLK33M PCIOUT, etc.

Large table listing electrical constraints with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, NET\_TYPE, SPACING, and a list of constraint names like SPI CLK R, SPI MISO, HDA BIT CLK R, etc.

IBEX PEAK CONSTRAINTS header with Apple Inc. logo, drawing number 051-8337, revision A.0.0, and a notice of proprietary property.

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BUFO_CLK	*	=3:1_SPACING	?
ENET_MII	*	0.3 MM	?
ENET_SE	*	=STANDARD	?

SOURCE: BROADCOM 5764M-DS04-RDS. PAGE 38

CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_DIFF	*	0.6 MM	?

CAESAR IV (SD) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD	*	=3:1_SPACING	?

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

AUDIO CONSTRAINTS

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	=3:1_SPACING	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUD_DIFF	*	1:1_DIFFPAIR

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	ENET_50S	ENET_SE	BCM5764_RDAC
	ENET_50S	BUFO_CLK	BCM5764_CLK25M_XTALI
	ENET_50S	BUFO_CLK	BCM5764_CLK25M_XTALO
	ENET_50S	BUFO_CLK	BCM5764_CLK25M_XTAL
	ENET_100D	ENET_DIFF	ENET MDI P<3..0>
	ENET_100D	ENET_DIFF	ENET MDI N<3..0>
	ENET_100D	ENET_DIFF	ENET MDI T P<3..0>
	ENET_100D	ENET_DIFF	ENET MDI T N<3..0>
	ENET_100D	ENET_MII	PCIE_ENET_R2D_P
	ENET_100D	ENET_MII	PCIE_ENET_R2D_N
	ENET_100D	ENET_MII	PCIE_ENET_D2R_P
	ENET_100D	ENET_MII	PCIE_ENET_D2R_N
	ENET_100D	ENET_MII	PCIE_ENET_R2D_C_P
	ENET_100D	ENET_MII	PCIE_ENET_R2D_C_N
	ENET_100D	ENET_MII	PCIE_ENET_D2R_C_P
	ENET_100D	ENET_MII	PCIE_ENET_D2R_C_N
	SD_50S	SD	SDCONN_CMD
	SD_50S	SD	SDCONN_CLK
	SD_50S	SD	SDCONN_CLK_B
	SD_50S	SD	SDCONN_DATA<7..0>
	SD_50S	SD	BCM57765_CR_DATA<7..4>

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	FW_110D	FW_TP	FW_PORT0_TPA_P
	FW_110D	FW_TP	FW_PORT0_TPA_N
	FW_110D	FW_TP	FW_PORT0_TPB_P
	FW_110D	FW_TP	FW_PORT0_TPB_N
	FW_110D	FW_TP	FW_PORT0_TPA_F_P
	FW_110D	FW_TP	FW_PORT0_TPA_F_N
	FW_110D	FW_TP	FW_PORT0_TPB_F_P
	FW_110D	FW_TP	FW_PORT0_TPB_F_N
	PORT 1 & 2 NOT USED		
	FW_110D	FW_TP	FW_P0_TPA_L_P
	FW_110D	FW_TP	FW_P0_TPA_L_N
	FW_110D	FW_TP	FW_P0_TPB_L_P
	FW_110D	FW_TP	FW_P0_TPB_L_N
	UNUSED FW NETS PHYSICAL PROPERTIES		
	FW_110D	FW_TP	FW_P1_TPA_P
	FW_110D	FW_TP	FW_P1_TPA_N
	FW_110D	FW_TP	FW_P2_TPA_P
	FW_110D	FW_TP	FW_P2_TPA_N

AUDIO NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
	AUD_DIFF	AUDIO	AUDAMPINBLN
	AUD_DIFF	AUDIO	AUDAMPINBLP
	AUD_DIFF	AUDIO	AUDAMPINLN
	AUD_DIFF	AUDIO	AUDAMPINLP
	AUD_DIFF	AUDIO	AUD_LQ2_N_R
	AUD_DIFF	AUDIO	AUD_LQ2_P_R
	AUD_DIFF	AUDIO	AUDAMPINBRN
	AUD_DIFF	AUDIO	AUDAMPINBRP
	AUD_DIFF	AUDIO	AUDAMPINRN
	AUD_DIFF	AUDIO	AUDAMPINRP
	AUD_DIFF	AUDIO	AUD_LQ1_N_R
	AUD_DIFF	AUDIO	AUD_LQ1_P_R
	AUD_DIFF	AUDIO	AUDAMPINCLN
	AUD_DIFF	AUDIO	AUDAMPINCLP
	AUD_DIFF	AUDIO	AUD_AMPINLN
	AUD_DIFF	AUDIO	AUD_AMPINLP
	AUD_DIFF	AUDIO	AUD_LQ2_N_L
	AUD_DIFF	AUDIO	AUD_LQ2_P_L
	AUD_DIFF	AUDIO	AUDAMPINCRN
	AUD_DIFF	AUDIO	AUDAMPINCRP
	AUD_DIFF	AUDIO	AUD_AMPINRN
	AUD_DIFF	AUDIO	AUD_AMPINRP
	AUD_DIFF	AUDIO	AUD_LQ1_N_L
	AUD_DIFF	AUDIO	AUD_LQ1_P_L

SYNC MASTER=K74 MASTER SYNC DATE=N/A

ENET/SD/FW/AUD CONSTRAINTS

Apple Inc.

051-8337 D

REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

104 OF 110  
86 OF 92



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	?

PAIRS SHOULD BE WITHIN 100 MILS OF CLOCK LENGTH.  
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
ASSIGNED IN CONT. MGR.				
	dp_85d	DISPLAYPORT	MXM DP C ML P<3..0>	74 80
	dp_85d	DISPLAYPORT	MXM DP C ML N<3..0>	74 80
	dp_85d	DISPLAYPORT	DP INT ML C P<3..0>	78 80
	dp_85d	DISPLAYPORT	DP INT ML C N<3..0>	78 80
	dp_85d	DISPLAYPORT	MXM DP C AUX P	74 80
	dp_85d	DISPLAYPORT	MXM DP C AUX N	74 80
	dp_85d	DISPLAYPORT	DP INT AUX P	78 80
	dp_85d	DISPLAYPORT	DP INT AUX N	78 80
	dp_85d	DISPLAYPORT	MXM DP A ML P<3..0>	74 80
	dp_85d	DISPLAYPORT	MXM DP A ML N<3..0>	74 80
	dp_85d	DISPLAYPORT	GPU DP EXT ML P<3..0>	79 80
	dp_85d	DISPLAYPORT	GPU DP EXT ML N<3..0>	79 80
	dp_85d	DISPLAYPORT	RDRV DP EXT ML P<3..0>	79 80
	dp_85d	DISPLAYPORT	RDRV DP EXT ML N<3..0>	79 80
	dp_85d	DISPLAYPORT	DP EXT ML C P<3..0>	80 81
	dp_85d	DISPLAYPORT	DP EXT ML C N<3..0>	80 81
	dp_85d	DISPLAYPORT	DP ML CONN P<3..0>	81
	dp_85d	DISPLAYPORT	DP ML CONN N<3..0>	81
	dp_85d	DISPLAYPORT	MXM DP A AUX P	74 80
	dp_85d	DISPLAYPORT	MXM DP A AUX N	74 80
	dp_85d	DISPLAYPORT	RDRV DP EXT AUX P	79
	dp_85d	DISPLAYPORT	RDRV DP EXT AUX N	79
	dp_85d	DISPLAYPORT	DP EXT AUX P	79 80 81
	dp_85d	DISPLAYPORT	DP EXT AUX N	79 80 81
UNUSED VIDEO NET PHYSICAL CONSTRAINTS				
	dp_85d	DISPLAYPORT	MXM DP B AUX P	74 77
	dp_85d	DISPLAYPORT	MXM DP B AUX N	74 77
	dp_85d	DISPLAYPORT	MXM DP D AUX P	74 77
	dp_85d	DISPLAYPORT	MXM DP D AUX N	74 77
	dp_85d	DISPLAYPORT	MXM LVDS A CLK P	75 77
	dp_85d	DISPLAYPORT	MXM LVDS A CLK N	75 77
	dp_85d	DISPLAYPORT	MXM LVDS B CLK P	75 77
	dp_85d	DISPLAYPORT	MXM LVDS B CLK N	75 77
	dp_85d	DISPLAYPORT	MXM DP B ML P<3..0>	74 77
	dp_85d	DISPLAYPORT	MXM DP B ML N<3..0>	74 77
	dp_85d	DISPLAYPORT	MXM DP D ML P<3..0>	74 77
	dp_85d	DISPLAYPORT	MXM DP D ML N<3..0>	74 77
	dp_85d	DISPLAYPORT	MXM LVDS A DATA P<3..0>	75 77
	dp_85d	DISPLAYPORT	MXM LVDS A DATA N<3..0>	75 77
	dp_85d	DISPLAYPORT	MXM LVDS B DATA P<3..0>	75 77
	dp_85d	DISPLAYPORT	MXM LVDS B DATA N<3..0>	75 77

SYNC MASTER=DAVE		SYNC DATE=01/07/2010	
PAGE TITLE			
GRAPHICS CONSTRAINTS			
Apple Inc.	DRAWING NUMBER	051-8337	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		105 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		87 OF 92	
IV ALL RIGHTS RESERVED			

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_555	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

NET_SPACING_TYPER1	NET_SPACING_TYPER2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
THERMAL	POWER	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	SMB_555	SMB	SMBUS SMC A S3_SCL	49
	SMB_555	SMB	SMBUS SMC A S3_SDA	49
	SMB_555	SMB	SMBUS SMC B S0_SCL	49
	SMB_555	SMB	SMBUS SMC B S0_SDA	49
	SMB_555	SMB	SMBUS SMC 0 S0_SCL	49
	SMB_555	SMB	SMBUS SMC 0 S0_SDA	49
	SMB_555	SMB	SMBUS SMC BSA_SCL	49
	SMB_555	SMB	SMBUS SMC BSA_SDA	49
	SMB_555	SMB	SMBUS SMC MGMT_SCL	49 88
	SMB_555	SMB	SMBUS SMC MGMT_SDA	49 88
	SMB_555	SMB	SMBUS SMC MGMT_SCL	49 88
	SMB_555	SMB	SMBUS SMC MGMT_SDA	49 88
	SMB_555	SMB	SMBUS_PCH_CLK	17 49
	SMB_555	SMB	SMBUS_PCH_DATA	17 49
	SMB_555	SMB	SML_PCH 0_CLK	17 49
	SMB_555	SMB	SML_PCH 0_DATA	17 49
	SMB_555	SMB	SML_PCH 1_CLK	17 49
	SMB_555	SMB	SML_PCH 1_DATA	17 49
	CLK_XTAL	XTAL	SMC_XTAL	46 47
	CLK_XTAL	XTAL	SMC_XTAL	46 47

SMC THERMAL NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	THERM_DIFF	THERMAL	SNS T1_DP1	52
	THERM_DIFF	THERMAL	SNS T1_DN1	52
	THERM_DIFF	THERMAL	SNS T1_DP2_DN3	44 52
	THERM_DIFF	THERMAL	SNS T1_DN2_DP3	44 52
	THERM_DIFF	THERMAL	SNS T2_DP1	52
	THERM_DIFF	THERMAL	SNS T2_DN1	52
	THERM_DIFF	THERMAL	SNS T2_DP2	52
	THERM_DIFF	THERMAL	SNS T2_DN2	52
	THERM_DIFF	THERMAL	SNS T2_DP3	52
	THERM_DIFF	THERMAL	SNS T2_DN3	52
	THERM_DIFF	THERMAL	SNS_ODD_P	52 92
	THERM_DIFF	THERMAL	SNS_ODD_N	52 92
	THERM_DIFF	THERMAL	SNS_CPU_H_P	52
	THERM_DIFF	THERMAL	SNS_CPU_H_N	52
	THERM_DIFF	THERMAL	SNS_SKIN_P	52 92
	THERM_DIFF	THERMAL	SNS_SKIN_N	52 92
	THERM_DIFF	THERMAL	SNS_AMB_P	52 54 92
	THERM_DIFF	THERMAL	SNS_AMB_N	52 54 92
	THERM_DIFF	THERMAL	SNS_MXM_P	52
	THERM_DIFF	THERMAL	SNS_MXM_N	52
	THERMAL	THERMAL	HDD_OOB_TEMP_FILT	51 92
	THERMAL	THERMAL	HDD_OOB_TEMP	51
	THERMAL	THERMAL	HDD_OOB_TEMP_R	51
	THERMAL	THERMAL	SMC_HDD_OOB_TEMP	46 51

SMC VOLTAGE/CURRENT NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	THERM_DIFF	THERMAL	SENSE_MXM_P	50
	THERM_DIFF	THERMAL	SENSE_MXM_N	50
	THERM_DIFF	THERMAL	SENSE_VTT_R_P	
	THERM_DIFF	THERMAL	SENSE_VTT_R_N	
	THERM_DIFF	THERMAL	SENSE_CPU_V1V5_P	50
	THERM_DIFF	THERMAL	SENSE_CPU_V1V5_N	50
	THERM_DIFF	THERMAL	SENSE_CPU_VTT_P	
	THERM_DIFF	THERMAL	SENSE_CPU_VTT_N	
	THERMAL	THERMAL	GND_SMC_AVSS	46 47 50
	THERMAL	THERMAL	SMC_CPU_V1V5_ISENSE	46 50
	THERMAL	THERMAL	SMC_CPU_V1V5_ISENSE_R	50
	THERMAL	THERMAL	SMC_CPU_V1V5_VSENSE	46 50
	THERMAL	THERMAL	SMC_CPU_VSENSE	46 50
	VID_PHY	VR_CTL	VR_CPU_IOUT	12 65
	THERM_DIFF	THERMAL	VR_ISNS_CPU_P	50
	THERM_DIFF	THERMAL	VR_ISNS_CPU_N	50
	THERM_DIFF	THERMAL	SNS_PS_CPU_ISNS	50
	THERMAL	THERMAL	SMC_CPU_ISENSE	46 50

SYNC\_MASTER=TEMP SYNC\_DATE=12/09/2009

SMC Constraints

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 106 OF 110  
 SHEET: 88 OF 92

Table with 4 columns: NET\_SPACING\_TYPE1, NET\_SPACING\_TYPE2, AREA\_TYPE, SPACING\_RULE\_SET. Rows include SWITCHNODE, POWER, GND, and \*.

POWER NET PROPERTIES

Main table for POWER NET PROPERTIES with columns: NET\_TYPE, PHYSICAL, SPACING, VOLTAGE, and component names like VR CPU PHASE1, P3V3S5 REG PHASE, etc.

POWER NET PROPERTIES

Main table for POWER NET PROPERTIES (continued) with columns: NET\_TYPE, PHYSICAL, SPACING, VOLTAGE, and component names like PP3V3 S0, PP3V3 S3, etc.

SENSING NET PROPERTIES

Main table for SENSING NET PROPERTIES with columns: NET\_TYPE, PHYSICAL, SPACING, and component names like VR CPU ISNS1 P, VR CPU ISNS2 R P, etc.

VR CTRL NET PROPERTIES

Main table for VR CTRL NET PROPERTIES with columns: NET\_TYPE, PHYSICAL, SPACING, and component names like VR CPU PH1 SNUB, VR CPU PH2 SNUB, etc.

VR CTRL NET PROPERTIES

Main table for VR CTRL NET PROPERTIES (continued) with columns: NET\_TYPE, PHYSICAL, SPACING, and component names like DDR REG CS, DDR REG FB, etc.

VR VID NET PROPERTIES


Main table for VR VID NET PROPERTIES with columns: NET\_TYPE, PHYSICAL, SPACING, and component names like CPU VID<0>, CPU VID<1>, etc.

Technical drawing header for POWER CONSTRAINTS, including Apple Inc. logo, drawing number 051-8337, revision A.0.0, and a notice of proprietary property.

8 7 6 5 4 3 2 1

D  
C  
B  
A

D  
C  
B  
A

SYNC MASTER=K74 MASTER		SYNC DATE=N/A	
PAGE TITLE <b>BLANK PAGE</b>			
 Apple Inc.	DRAWING NUMBER	051-8337	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	108 OF 110	
	SHEET	90 OF 92	

8 7 6 5 4 3 2 1

PM NET PROPERTIES  
(PM, RESET, EN, PGOOD)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	2:1_SPACING
PM_VTT	PM_VTT	*	2:1_SPACING
PM_VTT	*	*	3:1_SPACING
PM_VTT	GND	*	DEFAULT
PM	GND	*	DEFAULT

PHYSICAL	NET_TYPE	SPACING	
EP	PM	PLT RESET L	19 27
EP	PM_VTT	PLT RESET LS1V1 L	10
EP	PM	PM ACDC PS ON	5
EP	PM	PM BATLOW L	14 18 46
EP	PM	PM CLK32K SUSCLK	8 46 85
EP	PM	PM CLK32K SUSCLK R	8 18 85
EP	PM	PM CLKRUN L	14 18 46 48
EP	PM	PM EXT TS L<0>	
EP	PM	PM EXT TS L<1>	
EP	PM	PM LAN PWRGD	14 18
EP	PM_VTT	PSR CPURSTOUT L	10 24
EP	PM_VTT	PM MEM PWRGD	10 18
EP	PM	PM ME PWRGD	18 64
EP	PM	PM MXM PGOOD	64 75
EP	PM	PM PCH PWRGD	18 64
EP	PM	PM PGOOD DDRREG S3	63 71
EP	PM	PM PGOOD PVCORE CPU	25 64 65
EP	PM	PM PWRBTN L	18 24 46
EP	PM	PM RSMRST L	46 63
EP	PM	PM RSMRST PCH L	18 63
EP	PM	PM SLP M L	18 63
EP	PM	PM SLP S3 L	5 18 26 36 46 47 63 64 81
EP	PM	PM SLP S4 1 L	18 63
EP	PM	PM SLP S4 L	18 47
EP	PM	PM SLP S5 L	18 47
EP	PM	PM SUS PWR ACK	18
EP	PM_VTT	PM SYNC	10 18
EP	PM	SDCARD PLT RST L	27 44
EP	PM	PM SYSRST L	18 27 46
EP	PM	PM SYS PWRGD	18 64
EP	PM_VTT	PM THRMTRIP L	10 20 47
EP	PM	RSMRST PWRGD	46 64
EP	PM	RTC RESET L	17 91
EP	PM_VTT	CPU PWRGD	10 20 24
EP	PM	CPU RESET L	10 27
EP	PM	PGOOD 1V8 S0 G1	64
EP	PM	PGOOD 1V8 S0 G2	64
EP	PM	PGOOD CPU GFX DDR	64
EP	PM	PGOOD P1V5 S0	10 73
EP	PM	PGOOD P1V8 S0	64
EP	PM	PGOOD P3V3 S0	64 73
EP	PM	PGOOD P3V3 S3	34 73
EP	PM	PGOOD P5V S0	63 73
EP	PM	PGOOD PCH AND P1V8	64
EP	PM	PGOOD PCH S0	64
EP	PM	PGOOD SYSPWROK	64
EP	PM	PGOOD SYSPWROK R	64
EP	PM	RTC RESET L	17 91
EP	PM	P12V S3 EN	
EP	PM	P1V5 S0 EN	63 73
EP	PM	P3V3S0 EN	63 73
EP	PM	P3V3S3 EN	63 73
EP	PM	P5VS0 EN	63 73
EP	PM	P5VS3 EN	63 70
EP	PM	PCHCORE REG EN	63 69
EP	PM	PCHCORE REG PGOOD	63 64 69
EP	PM	PEG RESET L	8 27
EP	PM	SDCARD RESET	20 44 92

PHYSICAL	NET_TYPE	SPACING	
EP	PM	4V5 REG EN	56
EP	PM	ALL_SYS_PWRGD_R	5 64
EP	PM	ALL_SYS_PWRGD_SMC	46 64
EP	PM	CK505_27MHZ_EN	25
EP	PM	CPUVTT_REG_EN	63 68
EP	PM_VTT	CPUVTT_REG_PGOOD	10 63 64 68
EP	PM	CPU_MEM_RESET_L	10 26
EP	PM	DDRVTT_EN	63 71
EP	PM	DEBUG_RESET_L	27 48
EP	PM	FMPHY_RESET_L	39
EP	PM	FWXIO_SNOOP_EN	39
EP	PM	FW_RESET_L	27 39
EP	PM	ENET_RESET_L	27 37
EP	PM	MEM_RESET_L	26 30 31
EP	PM	MINI_RESET_L	27 33
EP	PM	SMC_DELAYED_PWRGD	47 64
EP	PM	SMC_LRESET_L	27 46
EP	PM	SMC_RESET_L	46 47 48
EP	PM_VTT	XDP_CPUPWRGD	10 24
EP	PM_VTT	XDP_DBRESET_L	10 24 27
EP	PM_VTT	XDP_PWRGD	24

SYNC MASTER=K74 MASTER SYNC DATE=N/A

PM RESETS ENABLES PGOOD CONST

Apple Inc.

DRAWING NUMBER: 051-8337 SIZE: D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE: 109 OF 110  
SHEET: 91 OF 92

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

J4700 USB CAMERA

89 5 **MIN** PP5V\_S3 **FUNC TEST=TRIP**  
MIN\_ALLOWED\_TPS=1

85 44 **MIN** USB\_CAMERA\_L\_P **FUNC TEST=TRIP**

85 44 **MIN** USB\_CAMERA\_L\_N **FUNC TEST=TRIP**

85 44 **MIN** USB\_BT\_L\_P **FUNC TEST=TRIP**

85 44 **MIN** USB\_BT\_L\_N **FUNC TEST=TRIP**

49 44 **MIN** =SMB\_ALS\_SCL **FUNC TEST=TRIP**

49 44 **MIN** =SMB\_ALS\_SDA **FUNC TEST=TRIP**

1 PP5V\_S3\_REG Testpoint near J4700  
1 PP3V3\_S3 TESTPOINT NEAR J4700  
6 GROUND TESTPOINTS NEAR J4700

J4750 USB CARD READER

85 44 **MIN** USB\_SDCARD\_L\_P **FUNC TEST=TRIP**

85 44 **MIN** USB\_SDCARD\_L\_N **FUNC TEST=TRIP**

93 44 20 **MIN** SDCARD\_RESET **FUNC TEST=TRIP**

1 PP3V3\_S3 Testpoint near J4750  
2 Ground Testpoints near J4750

J4780 IR BOARD

85 44 **MIN** USB\_IR\_L\_P **FUNC TEST=TRIP**

85 44 **MIN** USB\_IR\_L\_N **FUNC TEST=TRIP**

85 44 **MIN** PP5V\_S3\_IR\_FLT **FUNC TEST=TRIP**

1 GROUND TESTPOINT NEAR J4780

J4520 SATA ODD (HIGH SPEED)

46 42 **MIN** SMC\_ODD\_DETECT **FUNC TEST=TRIP**

1 PP5V\_S0 Testpoint near J4520  
1 GROUND TESTPOINTS NEAR J4520

J5551 ODD TEMP SENSOR

88 52 **MIN** SNS\_ODD\_P **FUNC TEST=TRIP**

88 52 **MIN** SNS\_ODD\_N **FUNC TEST=TRIP**

J5600 ODD FAN

53 **MIN** FAN\_0\_PWR\_L **FUNC TEST=TRIP**

53 **MIN** FAN\_TACH0\_L **FUNC TEST=TRIP**

89 53 **MIN** PP12V\_S0\_FAN0\_L **FUNC TEST=TRIP**

53 **MIN** FAN\_0\_GND **FUNC TEST=TRIP**

J5700 CPU FAN

54 **MIN** FAN\_2\_PWR\_L **FUNC TEST=TRIP**

54 **MIN** FAN\_TACH2\_L **FUNC TEST=TRIP**

89 54 **MIN** PP12V\_S0\_FAN2\_L **FUNC TEST=TRIP**

54 **MIN** FAN\_2\_GND **FUNC TEST=TRIP**

88 54 52 **MIN** SNS\_AMB\_P **FUNC TEST=TRIP**

88 54 52 **MIN** SNS\_AMB\_N **FUNC TEST=TRIP**

1 GROUND TESTPOINT NEAR J5700

J5601 HD FAN

53 **MIN** FAN\_1\_PWR\_L **FUNC TEST=TRIP**

53 **MIN** FAN\_TACH1\_L **FUNC TEST=TRIP**

89 53 **MIN** PP12V\_S0\_FAN1\_L **FUNC TEST=TRIP**

53 **MIN** FAN\_1\_GND **FUNC TEST=TRIP**

J5400 HDD TEMP SENSOR

88 51 **MIN** HDD\_OOB\_TEMP\_FILT **FUNC TEST=TRIP**

1 GROUND TESTPOINTS NEAR J5400

J5560 SKIN TEMP SENSOR

88 52 **MIN** SNS\_SKIN\_P **FUNC TEST=TRIP**

88 52 **MIN** SNS\_SKIN\_N **FUNC TEST=TRIP**

J6601 AUDIO MICROPHONE

60 **MIN** AUD\_MIC\_IN1\_N\_CONN **FUNC TEST=TRIP**

60 **MIN** GND\_AUDIO\_MIC1\_CONN **FUNC TEST=TRIP**

60 **MIN** AUD\_MIC\_IN1\_P\_CONN **FUNC TEST=TRIP**

1 Ground Testpoint near J6601

J6602 AUDIO RIGHT SPEAKER

85 60 58 **MIN** AUD\_SPKR\_OUTLQ2R\_POU **FUNC TEST=TRIP**

85 60 58 **MIN** AUD\_SPKR\_OUTLQ2R\_NOU **FUNC TEST=TRIP**

85 60 58 **MIN** AUD\_SPKR\_OUTLQ1R\_POU **FUNC TEST=TRIP**

85 60 58 **MIN** AUD\_SPKR\_OUTLQ1R\_NOU **FUNC TEST=TRIP**

J6603 AUDIO LEFT SPEAKER

85 60 58 **MIN** AUD\_SPKR\_OUTLQ2L\_POU **FUNC TEST=TRIP**

85 60 58 **MIN** AUD\_SPKR\_OUTLQ2L\_NOU **FUNC TEST=TRIP**

85 60 58 **MIN** AUD\_SPKR\_OUTLQ1L\_POU **FUNC TEST=TRIP**

85 60 58 **MIN** AUD\_SPKR\_OUTLQ1L\_NOU **FUNC TEST=TRIP**

J6600 AUDIO AUXILIARY CONNECTOR

89 60 **MIN** PP3V3\_AUDIO\_SPDIF\_JACK **FUNC TEST=TRIP**  
2 TP'S  
MIN\_ALLOWED\_TPS=2

60 **MIN** AUD\_LI\_DET\_JACK **FUNC TEST=TRIP**

60 **MIN** AUD\_LI\_R\_JACK **FUNC TEST=TRIP**

60 **MIN** AUD\_LI\_GND\_JACK **FUNC TEST=TRIP**

60 **MIN** AUD\_LI\_L\_JACK **FUNC TEST=TRIP**

60 **MIN** HS\_MIC\_LO\_JACK **FUNC TEST=TRIP**

60 **MIN** HS\_MIC\_HI\_JACK **FUNC TEST=TRIP**

60 **MIN** AUD\_HP\_L\_JACK **FUNC TEST=TRIP**

60 **MIN** AUD\_HP\_GND\_JACK **FUNC TEST=TRIP**

60 **MIN** AUD\_HP\_R\_JACK **FUNC TEST=TRIP**

60 **MIN** AUD\_HP\_TYFDET\_JACK **FUNC TEST=TRIP**

60 **MIN** AUD\_IP\_FERPH\_JACK **FUNC TEST=TRIP**

60 **MIN** AUD\_HP\_TIPDET\_JACK **FUNC TEST=TRIP**

60 **MIN** AUD\_SPDIF\_IN\_JACK **FUNC TEST=TRIP**

60 **MIN** AUD\_SPDIF\_OUT\_JACK **FUNC TEST=TRIP**

4 GROUND TESTPOINTS NEAR J6600